aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* VCD reader support by using external toolMiodrag Milanovic2022-02-283-0/+21
|
* Merge pull request #3216 from YosysHQ/claire/simstuffMiodrag Milanović2022-02-282-42/+64
|\ | | | | Co-simulation improvements and fixes
| * Support extended aiw formatMiodrag Milanovic2022-02-271-23/+44
| |
| * Fix for last clock edge dataMiodrag Milanovic2022-02-252-3/+2
| |
| * Experimental sim changesClaire Xenia Wolf2022-02-251-20/+22
|/
* Bump versiongithub-actions[bot]2022-02-251-1/+1
|
* gowin: Remove unnecessary attributesYRabbit2022-02-241-5/+0
| | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
* gowin: Add support for true differential outputYRabbit2022-02-241-0/+11
| | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
* Merge pull request #3211 from YosysHQ/micko/witnessClaire Xen2022-02-222-2/+97
|\ | | | | Add support for AIGER witness files in "sim" command
| * Fix cycle 0 in aiger witness co-simulationClaire Xenia Wolf2022-02-181-12/+15
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * Changed error messageMiodrag Milanovic2022-02-181-1/+1
| |
| * Added AIGER witness file co simulationMiodrag Milanovic2022-02-181-1/+93
| |
* | Merge pull request #3197 from YosysHQ/claire/smtbmcfixClaire Xen2022-02-221-1/+4
|\ \ | | | | | | Add a bit of flexibilty re AIG witness trace length to smtbmc.py
| * | Add a bit of flexibilty re trace length when processing aiger witnesses in ↵Claire Xenia Wolf2022-02-111-1/+4
| | | | | | | | | | | | | | | | | | smtbmc.py Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | | Bump versiongithub-actions[bot]2022-02-221-1/+1
| | |
* | | Merge pull request #3203 from YosysHQ/micko/sim_ffMiodrag Milanović2022-02-2145-172/+1170
|\ \ \ | | | | | | | | Simulation for various FF types
| * | | Fix handling of ce_over_srstMiodrag Milanovic2022-02-211-3/+2
| | |/ | |/|
| * | simplify logic of handling flip-flops and latchesMiodrag Milanovic2022-02-181-118/+42
| | |
| * | Review cleanupMiodrag Milanovic2022-02-171-6/+5
| | |
| * | test dlatchsr and adlatchMiodrag Milanovic2022-02-164-4/+94
| | |
| * | Added test casesMiodrag Milanovic2022-02-1639-0/+897
| | |
| * | Add support for various ff/latch cells simulationMiodrag Milanovic2022-02-163-169/+258
| | |
* | | ecp5: Do not use specify in generate in cells_sim.v.Marcelina Kościelnicka2022-02-211-28/+15
|/ /
* | Bump versiongithub-actions[bot]2022-02-161-1/+1
| |
* | Merge pull request #3204 from YosysHQ/claire/update-abcMiodrag Milanović2022-02-151-1/+1
|\ \ | | | | | | Bump ABC version
| * | Bump ABC versionMiodrag Milanovic2022-02-151-1/+1
|/ /
* | Bump versiongithub-actions[bot]2022-02-151-1/+1
| |
* | verilog: support for time scale delay valuesZachary Snow2022-02-144-4/+42
| |
* | Fix access to whole sub-structs (#3086)Kamil Rakoczy2022-02-147-11/+72
| | | | | | | | | | | | * Add support for accessing whole struct * Update tests Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
* | Bump versiongithub-actions[bot]2022-02-131-1/+1
| |
* | gowin: Add remaining block RAM blackboxes.Marcelina Kościelnicka2022-02-121-72/+527
| |
* | Bump versiongithub-actions[bot]2022-02-121-1/+1
| |
* | verilog: fix dynamic dynamic range asgn elabZachary Snow2022-02-114-17/+144
| |
* | verilog: fix const func eval with upto variablesZachary Snow2022-02-115-3/+99
| |
* | Merge pull request #2376 from nmoroze/clk2ff-better-namesClaire Xen2022-02-113-9/+40
|\ \ | |/ |/| clk2fflogic: nice names for autogenerated signals
| * Merge branch 'master' into clk2ff-better-namesClaire Xen2022-02-11757-8621/+49373
| |\
| * | clk2fflogic: nice names for autogenerated signalsNoah Moroze2021-03-023-9/+39
| | |
* | | Merge pull request #3164 from zachjs/fix-ast-warnMiodrag Milanović2022-02-111-1/+1
|\ \ \ | |_|/ |/| | fix dumpAst() compilation warning
| * | fix dumpAst() compilation warningZachary Snow2022-01-181-1/+1
| | |
* | | Merge pull request #2019 from boqwxp/gliftClaire Xen2022-02-1121-1/+7849
|\ \ \ | | | | | | | | Add `glift` command for creating gate-level information flow tracking models and optimization problems
| * | | glift: Use ID() rather than string literals.Alberto Gonzalez2020-07-011-11/+11
| | | |
| * | | glift: Use worker pattern.Alberto Gonzalez2020-07-011-80/+75
| | | |
| * | | glift: Add support for $_NAND_ and $_NOR_ cells.Alberto Gonzalez2020-07-011-8/+11
| | | |
| * | | glift: Add support for $_MUX_ and $_NMUX_ cells.Alberto Gonzalez2020-07-011-1/+34
| | | |
| * | | glift: Add support for $_XOR_ and $_XNOR_ cells.Alberto Gonzalez2020-07-011-15/+79
| | | |
| * | | glift: Add initial hierarchy support.Alberto Gonzalez2020-07-011-12/+59
| | | |
| * | | glift: Replace `YS_OVERRIDE` with `override`.Alberto Gonzalez2020-07-011-2/+2
| | | |
| * | | glift: Add CODEOWNERS entry.Alberto Gonzalez2020-07-011-0/+1
| | | |
| * | | glift: Add `-simple-cost-model` optionAlberto Gonzalez2020-07-011-20/+45
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Rather than assigning specific weights to specific versions of taint tracking logic and summing the weights of all GLIFT cells, sum the following values for each GLIFT cell: - 0 if the associated hole/$anyconst cell value is non-zero, i.e. reduced-precision taint tracking logic is chosen at this cell - 1 if the associated hole/$anyconst cell value is zero, i.e. the full-precision taint tracking logic is chosen at this cell This simplified cost modeling reduces the potential for the QBF-SAT solver to minimize taint tracking logic area but significantly simplifies the QBF-SAT problem.
| * | | glift: Use `qbfsat -O2` instead of manually calling `abc`.Alberto Gonzalez2020-07-018-40/+8
| | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-24 23:16:19 +0000