| Commit message (Collapse) | Author | Age | Files | Lines |
|---|
| | |
|
| | |
|
| | |
|
| | |
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
This also aligns the functionality:
- in all cases, the onehot attribute is used to create appropriate
constraints (previously, opt_dff didn't do it at all, and share
created one-hot constraints based on $pmux presence alone, which
is unsound)
- in all cases, shift and mul/div/pow cells are now skipped when
importing the SAT problem (previously only memory_share did this)
— this avoids creating clauses for hard cells that are unlikely
to help with proving the UNSATness needed for optimization
|
| | |
|
| |
|
|
| |
Partial #2920 fix.
|
| | |
|
| |
|
|
|
|
| |
These are, by the standard, just aliases for wire/wand/wor.
Fixes #2918.
|
| | |
|
| |
|
|
| |
Fixes #2912.
|
| | |
|
| |
|
|
| |
Fixes #2907.
|
| | |
|
| | |
|
| | |
|
| |
|
|
|
|
| |
This mode will be used whenever read port cannot be handled in the
"extract address register" way, ie. whenever it has enable, reset,
init functionality or (in the future) mixed transparency mask.
|
| |
|
|
|
|
| |
This will make more sense when the new transparency masks land.
Fixes #2902.
|
| | |
|
| | |
|
| |
|
|
|
|
| |
UG473 from Xilinx states that 15 bit should always be set if RAMB isn't in cascade mode.
Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
|
| |
|
|
|
|
|
|
| |
If width of a case expression was large, explicit patterns could cause
the existing logic to take an extremely long time, or exhaust the
maximum size of the underlying set. For cases where all of the patterns
are fully defined and there are no constants in the case expression,
this change uses a simple set to track which patterns have been seen.
|
| | |
|
| | |
|
| |
|
|
| |
Fixes #2061.
|
| | |
|
| | |
|
| |
|
|
| |
Fixes #2447.
|
| | |
|
| | |
|
| | |
|
| | |
|
| |
|
|
|
|
|
|
| |
This adds one simple piece of functionality to opt_expr: when a cell
port is connected to a fully-constant signal (as determined by sigmap),
the port is reconnected directly to the constant value. This is just
enough optimization to fix the "non-constant $meminit input" problem
without requiring a full opt_clean or a separate pass.
|
| | |
|
| | |
|
| | |
|
| | |
|
| |
|
|
|
| |
No functional change, but pulls more logic out of the expand_module
function.
|
| |\
| |
| | |
cxxrtl: treat wires with multiple defs as not inlinable
|
| | |
| |
| |
| | |
Fixes #2883.
|
| |\ \
| |/
|/| |
cxxrtl: treat assignable internal wires used only for debug as locals
|
| |/
|
|
|
|
| |
This issue was introduced in commit 4aa65f40 while fixing #2739.
Fixes #2882.
|
| |\
| |
| | |
cxxrtl: escape colon in variable names in VCD writer
|
| |/
|
|
|
|
|
|
|
|
|
|
| |
The following VCD file crashes GTKWave's VCD loader:
$var wire 1 ! x:1 $end
$enddefinitions $end
In practice, a colon can be a part of a variable name that is
translated from a Verilog function, something like:
update$func$.../hdl/hazard3_csr.v:350$2534.$result
|
| |\
| |
| | |
cxxrtl: add debug_item::{get,set}
|
| |/
|
|
| |
Fixes #2877.
|
| |\
| |
| | |
cxxrtl: treat internal wires used only for debug as constants
|
| | |
| |
| |
| | |
Fixes #2739 (again).
|
| |/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This doesn't do anything useful yet: the patch just adds support for
the syntax to the lexer and parser and adds some tests to check the
syntax parses properly. This generates AST nodes, but doesn't yet
generate RTLIL.
Since our existing hierarchical_identifier parser doesn't allow bit
selects (so you can't do something like foo[1].bar[2].baz), I've also
not added support for a trailing bit select (the "constant_bit_select"
non-terminal in "bind_target_instance" in the spec). If we turn out to
need this in future, we'll want to augment hierarchical_identifier and
its other users too.
Note that you can't easily use the BNF from the spec:
bind_directive ::=
"bind" bind_target_scope [ : bind_target_instance_list]
bind_instantiation ;
| "bind" bind_target_instance bind_instantiation ;
even if you fix the lookahead problem, because code like this matches
both branches in the BNF:
bind a b b_i (.*);
The problem is that 'a' could either be a module name or a degenerate
hierarchical reference. This seems to be a genuine syntactic
ambiguity, which the spec resolves (p739) by saying that we have to
wait until resolution time (the hierarchy pass) and take whatever is
defined, treating 'a' as an instance name if it names both an instance
and a module.
To keep the parser simple, it currently accepts this invalid syntax:
bind a.b : c d e (.*);
This is invalid because we're in the first branch of the BNF above, so
the "a.b" term should match bind_target_scope: a module or interface
identifier, not an arbitrary hierarchical identifier.
This will fail in the hierarchy pass (when it's implemented in a
future patch).
|
| |\
| |
| | |
cxxrtl: run hierarchy pass regardless of (*top*) attribute presence
|
