Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | Add ability to override verilog mode for verific -f command | Miodrag Milanovic | 2022-02-09 | 1 | -2/+44 | |
| | ||||||
* | Use bmux for NTO1MUX | Miodrag Milanovic | 2022-02-02 | 1 | -16/+2 | |
| | ||||||
* | Add YOSYS to the implicitly defined verilog macros in verific | Claire Xenia Wolf | 2021-12-13 | 1 | -1/+2 | |
| | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | Merge pull request #3102 from YosysHQ/claire/enumxz | Miodrag Milanović | 2021-12-10 | 1 | -1/+1 | |
|\ | | | | | Fix verific import of enum values with x and/or z | |||||
| * | Fix verific import of enum values with x and/or z | Claire Xenia Wolf | 2021-12-10 | 1 | -1/+1 | |
| | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | | Update verific.cc | Claire Xen | 2021-12-10 | 1 | -4/+7 | |
| | | | | | | Ad-hoc fixes/improvements | |||||
* | | If direction NONE use that from first bit | Miodrag Milanovic | 2021-12-08 | 1 | -0/+7 | |
|/ | ||||||
* | Make sure cell names are unique for wide operators | Miodrag Milanovic | 2021-12-03 | 1 | -2/+2 | |
| | ||||||
* | No need to alocate more memory than used | Miodrag Milanovic | 2021-11-10 | 1 | -1/+0 | |
| | ||||||
* | Add "verific -cfg" command | Claire Xenia Wolf | 2021-11-01 | 1 | -2/+75 | |
| | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | Fix verific gclk handling for async-load FFs | Claire Xenia Wolf | 2021-10-31 | 1 | -12/+67 | |
| | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | Enable async load dff emit by default in Verific | Miodrag Milanovic | 2021-10-27 | 1 | -1/+1 | |
| | ||||||
* | Revert "Compile option for enabling async load verific support" | Miodrag Milanovic | 2021-10-27 | 1 | -4/+1 | |
| | | | | This reverts commit b8624ad2aef941776f5b4a08f66f8d43e70f8467. | |||||
* | Compile option for enabling async load verific support | Miodrag Milanovic | 2021-10-25 | 1 | -1/+4 | |
| | ||||||
* | Fix verific.cc PRIM_DLATCH handling | Claire Xenia Wolf | 2021-10-21 | 1 | -1/+7 | |
| | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | Initial Verific impoter support for {PRIM,WIDE_OPER}_DLATCH{,RS} | Claire Xenia Wolf | 2021-10-21 | 1 | -4/+55 | |
| | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | Option to disable verific VHDL support | Miodrag Milanovic | 2021-10-20 | 1 | -11/+43 | |
| | ||||||
* | Support PRIM_BUFIF1 primitive | Miodrag Milanovic | 2021-10-14 | 1 | -2/+2 | |
| | ||||||
* | Merge pull request #3039 from YosysHQ/claire/verific_aldff | Claire Xen | 2021-10-11 | 1 | -1/+90 | |
|\ | | | | | Add support for $aldff flip-flops to verific importer | |||||
| * | Add Verific adffe/dffsre/aldffe FIXMEs | Claire Xenia Wolf | 2021-10-11 | 1 | -0/+3 | |
| | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| * | Fixes and add comments for open FIXME items | Claire Xenia Wolf | 2021-10-08 | 1 | -1/+34 | |
| | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| * | Add support for $aldff flip-flops to verific importer | Claire Xenia Wolf | 2021-10-08 | 1 | -1/+54 | |
| | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | | Import module attributes from Verific | Miodrag Milanovic | 2021-10-10 | 1 | -0/+1 | |
|/ | ||||||
* | verific set db_infer_set_reset_registers | Miodrag Milanovic | 2021-10-04 | 1 | -0/+1 | |
| | ||||||
* | update required verific version | Miodrag Milanovic | 2021-09-02 | 1 | -1/+1 | |
| | ||||||
* | Make Verific extensions optional | Miodrag Milanovic | 2021-08-20 | 1 | -1/+6 | |
| | ||||||
* | Require latest verific | Miodrag Milanovic | 2021-08-02 | 1 | -1/+1 | |
| | ||||||
* | Update to latest verific | Miodrag Milanovic | 2021-07-21 | 1 | -3/+3 | |
| | ||||||
* | Update to latest Verific with extensions for initial assertions | Miodrag Milanovic | 2021-07-09 | 1 | -14/+9 | |
| | ||||||
* | Add additional help | Miodrag Milanovic | 2021-07-05 | 1 | -0/+22 | |
| | ||||||
* | Support command files in Verific | Miodrag Milanovic | 2021-06-16 | 1 | -0/+39 | |
| | ||||||
* | Fixing old e-mail addresses and deadnames | Claire Xenia Wolf | 2021-06-08 | 1 | -1/+1 | |
| | | | | | | | | s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g; | |||||
* | Ganulate Verific support | Miodrag Milanovic | 2021-02-12 | 1 | -8/+16 | |
| | ||||||
* | Require latest Verific build | Miodrag Milanovic | 2021-01-30 | 1 | -1/+1 | |
| | ||||||
* | Switch verific bindings from Symbiotic EDA flavored Verific to YosysHQ ↵ | Claire Xenia Wolf | 2021-01-20 | 1 | -18/+18 | |
| | | | | | | flavored Verific Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | Bump required Verific version | Miodrag Milanovic | 2020-12-02 | 1 | -1/+1 | |
| | ||||||
* | Update verific version | Miodrag Milanovic | 2020-10-30 | 1 | -1/+1 | |
| | ||||||
* | extend verific library API for formal apps and generators | Miodrag Milanovic | 2020-10-12 | 1 | -15/+83 | |
| | ||||||
* | Update required Verific version | Miodrag Milanović | 2020-10-05 | 1 | -1/+1 | |
| | ||||||
* | use sha1 for parameter list in case if they contain spaces | Miodrag Milanovic | 2020-09-30 | 1 | -2/+18 | |
| | ||||||
* | Use latest verific | Miodrag Milanovic | 2020-09-02 | 1 | -1/+1 | |
| | ||||||
* | Reorder to prevent crash | Miodrag Milanovic | 2020-08-31 | 1 | -3/+3 | |
| | ||||||
* | ast recognize lower case x and z and verific gives upper case | Miodrag Milanovic | 2020-08-30 | 1 | -2/+6 | |
| | ||||||
* | Do not check for 1 and 0 only | Miodrag Milanovic | 2020-08-30 | 1 | -6/+0 | |
| | ||||||
* | Fix import of VHDL enums | Miodrag Milanovic | 2020-08-30 | 1 | -11/+22 | |
| | ||||||
* | Add formal apps and template generators | Miodrag Milanovic | 2020-08-26 | 1 | -1/+223 | |
| | ||||||
* | Clear last error message | Miodrag Milanovic | 2020-07-29 | 1 | -1/+3 | |
| | ||||||
* | Merge pull request #2132 from YosysHQ/eddie/verific_initial | clairexen | 2020-07-02 | 1 | -17/+36 | |
|\ | | | | | verific: rewrite initial assume/asserts prior to elaboration | |||||
| * | verific: rewrite initial assume/asserts prior to elaboration | Eddie Hung | 2020-05-15 | 1 | -17/+36 | |
| | | ||||||
* | | Update verific API version check | Miodrag Milanovic | 2020-06-30 | 1 | -1/+1 | |
| | |