aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog
Commit message (Expand)AuthorAgeFilesLines
* Correct interpretation of SystemVerilog C-style array dimensionsDag Lem2022-11-131-3/+3
* set default_nettype to wire for resetallMiodrag Milanovic2022-08-101-0/+1
* resetall does not affect text defines, but undefineall doesMiodrag Milanovic2022-08-101-0/+4
* verilog: support for time scale delay valuesZachary Snow2022-02-142-4/+16
* preprocessor: do not destroy double slash escaped identifiersThomas Sailer2021-12-151-0/+10
* Specify minimum bison version 3.0+Zachary Snow2021-10-011-0/+2
* Merge pull request #3014 from YosysHQ/claire/fix-vgtestClaire Xen2021-09-241-0/+1
|\
| * Fix TOK_ID memory leak in for_initializationZachary Snow2021-09-231-0/+1
* | sv: support wand and wor of data typesZachary Snow2021-09-211-9/+12
* | verilog: fix multiple AST_PREFIX scope resolution issuesZachary Snow2021-09-211-0/+1
|/
* verilog: Squash flex-triggered warning.Marcelina Kościelnicka2021-09-131-0/+2
* sv: support declaration in generate for initializationZachary Snow2021-08-311-1/+95
* sv: support declaration in procedural for initializationZachary Snow2021-08-301-1/+48
* sv: improve support for wire and var with user-defined typesBrett Witherspoon2021-08-121-11/+44
* Allow optional comma after last entry in enumMichael Singer2021-08-091-11/+12
* verilog: Support tri/triand/trior wire types.Marcelina Kościelnicka2021-08-061-0/+3
* verilog: save and restore overwritten macro argumentsZachary Snow2021-07-282-4/+31
* Add support for parsing the SystemVerilog 'bind' constructRupert Swarbrick2021-07-162-3/+75
* sv: fix a few struct and enum memory leaksZachary Snow2021-07-061-2/+4
* sv: fix up end label checkingZachary Snow2021-06-161-7/+18
* verilog: fix leaking of type names in parserXiretza2021-06-141-0/+2
* verilog: fix wildcard port connections leaking memoryXiretza2021-06-141-0/+1
* verilog: fix leaking ASTNodesXiretza2021-06-141-7/+10
* verilog: Squash a memory leak.Marcelina Kościelnicka2021-06-144-19/+14
* Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-087-7/+7
* sv: support tasks and functions within packagesZachary Snow2021-06-011-1/+1
* sv: support remaining assignment operatorsZachary Snow2021-05-252-42/+41
* sv: check validity of package end labelZachary Snow2021-05-101-0/+2
* verilog: revise hot comment warningsZachary Snow2021-03-301-6/+21
* preproc: Fix up conditional handling.Marcelina Kościelnicka2021-03-301-3/+17
* verilog: check entire user type stack for type definitionXiretza2021-03-211-6/+12
* sv: allow typenames as function return typesZachary Snow2021-03-191-0/+6
* verilog: rebuild user_type_stack from globals before parsing fileXiretza2021-03-181-5/+21
* sv: carry over global typedefs from previous filesZachary Snow2021-03-171-2/+5
* sv: support for parameters without default valuesZachary Snow2021-03-021-3/+21
* verilog: fix sizing of ports with int types in module headersZachary Snow2021-03-011-2/+3
* verilog: fix handling of nested ifdef directivesZachary Snow2021-03-011-11/+38
* Merge pull request #2523 from tomverbeure/define_synthesisClaire Xen2021-03-011-3/+12
|\
| * Fix indents.Tom Verbeure2021-01-041-2/+2
| * Add -nosynthesis flag for read_verilog command.Tom Verbeure2021-01-041-3/+12
* | sv: extended support for integer typesZachary Snow2021-02-282-39/+70
* | Fix handling of unique/unique0/priority cases in the frontend.Marcelina Kościelnicka2021-02-252-15/+16
* | Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and tu...TimRudy2021-02-241-2/+7
* | verilog: error on macro invocations with missing argument listsZachary Snow2021-02-191-1/+10
* | Merge pull request #2578 from zachjs/genblk-portZachary Snow2021-02-111-4/+7
|\ \
| * | verlog: allow shadowing module ports within generate blocksZachary Snow2021-02-071-4/+7
* | | Add missing is_signed to type_atomKamil Rakoczy2021-02-111-4/+4
|/ /
* | Add check of begin/end labels for genblockKamil Rakoczy2021-02-041-0/+2
* | Merge pull request #2529 from zachjs/unnamed-genblkwhitequark2021-02-041-17/+28
|\ \
| * | verilog: significant block scoping improvementsZachary Snow2021-01-311-17/+28
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 04:29:16 +0000