Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | | Update doc | Eddie Hung | 2020-01-02 | 1 | -4/+4 | |
| | | | | ||||||
| * | | | abc9 -keepff -> -dff; refactor dff operations | Eddie Hung | 2020-01-02 | 1 | -19/+30 | |
| | | | | ||||||
| * | | | Cleanup abc9, update doc for -keepff option | Eddie Hung | 2020-01-01 | 1 | -6/+5 | |
| | | | | ||||||
| * | | | Restore abc9 -keepff | Eddie Hung | 2020-01-01 | 1 | -39/+40 | |
| | | | | ||||||
| * | | | attributes.count() -> get_bool_attribute() | Eddie Hung | 2020-01-01 | 1 | -2/+2 | |
| | | | | ||||||
| * | | | parse_xaiger to not take box_lookup | Eddie Hung | 2019-12-31 | 1 | -43/+4 | |
| | | | | ||||||
| * | | | Do not re-order carry chain ports, just precompute iteration order | Eddie Hung | 2019-12-31 | 1 | -22/+0 | |
| | | | | ||||||
* | | | | Remove abc9 -clk option | Eddie Hung | 2019-12-30 | 1 | -1/+1 | |
| | | | | ||||||
* | | | | Merge remote-tracking branch 'origin/xaig_dff' into eddie/abc9_refactor | Eddie Hung | 2019-12-30 | 1 | -9/+0 | |
|\| | | | ||||||
| * | | | Remove delay targets doc | Eddie Hung | 2019-12-30 | 1 | -9/+0 | |
| | | | | ||||||
* | | | | Move Pass::call() out of abc9_ops into abc9 | Eddie Hung | 2019-12-30 | 1 | -2/+12 | |
| | | | | ||||||
* | | | | Add abc9_ops -prep_holes | Eddie Hung | 2019-12-30 | 1 | -1/+1 | |
| | | | | ||||||
* | | | | Add abc9_ops -prep_dff | Eddie Hung | 2019-12-30 | 1 | -4/+4 | |
| | | | | ||||||
* | | | | Restore count_outputs, move process check to abc | Eddie Hung | 2019-12-30 | 1 | -1/+9 | |
| | | | | ||||||
* | | | | Merge remote-tracking branch 'origin/xaig_dff' into eddie/abc9_refactor | Eddie Hung | 2019-12-30 | 1 | -17/+11 | |
|\| | | | ||||||
| * | | | write_xaiger to use scratchpad for stats; cleanup abc9 | Eddie Hung | 2019-12-30 | 1 | -173/+15 | |
| | | | | ||||||
| * | | | Add "synth_xilinx -dff" option, cleanup abc9 | Eddie Hung | 2019-12-30 | 1 | -49/+19 | |
| | | | | ||||||
| * | | | Disable clock domain partitioning in Yosys pass, let ABC do it | Eddie Hung | 2019-12-23 | 1 | -6/+22 | |
| | | | | ||||||
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-12-20 | 1 | -19/+18 | |
| |\ \ \ | | | |/ | | |/| | ||||||
| * | | | Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_t | Eddie Hung | 2019-12-19 | 1 | -5/+5 | |
| | | | | ||||||
| * | | | Remove &verify -s | Eddie Hung | 2019-12-17 | 1 | -1/+1 | |
| | | | | ||||||
| * | | | Use pool<> instead of std::set<> to preserver ordering | Eddie Hung | 2019-12-17 | 1 | -6/+6 | |
| | | | | ||||||
| * | | | Put $__ABC9_{FF_,ASYNC} into same clock domain as abc9_flop | Eddie Hung | 2019-12-16 | 1 | -5/+27 | |
| | | | | ||||||
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-12-06 | 1 | -29/+40 | |
| |\ \ \ | | | |/ | | |/| | ||||||
| * | | | Call abc9 with "&write -n", and parse_xaiger() to cope | Eddie Hung | 2019-12-06 | 1 | -2/+2 | |
| | | | | ||||||
| * | | | Fix abc9 re-integration, remove abc9_control_wire, use cell->type as | Eddie Hung | 2019-12-06 | 1 | -39/+15 | |
| | | | | | | | | | | | | | | | | as part of clock domain for mergeability class | |||||
| * | | | abc9 to do clock partitioning again | Eddie Hung | 2019-12-05 | 1 | -37/+144 | |
| | | | | ||||||
| * | | | Add assertion | Eddie Hung | 2019-12-03 | 1 | -0/+1 | |
| | | | | ||||||
| * | | | Add abc9_init wire, attach to abc9_flop cell | Eddie Hung | 2019-12-03 | 1 | -2/+12 | |
| | | | | ||||||
| * | | | Cleanup | Eddie Hung | 2019-12-01 | 1 | -3/+2 | |
| | | | | ||||||
| * | | | Fix debug | Eddie Hung | 2019-11-25 | 1 | -3/+3 | |
| | | | | ||||||
| * | | | abc9 to contain time call | Eddie Hung | 2019-11-25 | 1 | -1/+1 | |
| | | | | ||||||
| * | | | abc9 to no longer to clock partitioning, operate on whole modules only | Eddie Hung | 2019-11-25 | 1 | -139/+32 | |
| | | | | ||||||
| * | | | Conditioning abc9 on POs not accurate due to cells | Eddie Hung | 2019-11-23 | 1 | -15/+6 | |
| | | | | ||||||
| * | | | When expanding upwards, do not capture $__ABC9_{FF,ASYNC}_ | Eddie Hung | 2019-11-21 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | | Since they should be captured downwards from the owning flop | |||||
| * | | | endomain -> ctrldomain | Eddie Hung | 2019-11-20 | 1 | -3/+3 | |
| | | | | ||||||
| * | | | Use "abc9_period" attribute for delay target | Eddie Hung | 2019-10-07 | 1 | -3/+24 | |
| | | | | ||||||
| * | | | Do not require changes to cells_sim.v; try and work out comb model | Eddie Hung | 2019-10-05 | 1 | -30/+6 | |
| | | | | ||||||
| * | | | Fix from merge | Eddie Hung | 2019-10-04 | 1 | -1/+1 | |
| | | | | ||||||
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-10-04 | 1 | -2/+12 | |
| |\ \ \ | ||||||
| * | | | | Fix merge issues | Eddie Hung | 2019-10-04 | 1 | -2/+2 | |
| | | | | | ||||||
| * | | | | Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dff | Eddie Hung | 2019-10-04 | 1 | -68/+67 | |
| |\ \ \ \ | ||||||
| * | | | | | No need to punch ports at all | Eddie Hung | 2019-09-30 | 1 | -13/+0 | |
| | | | | | | ||||||
| * | | | | | Resolve FIXME on calling proc just once | Eddie Hung | 2019-09-30 | 1 | -2/+2 | |
| | | | | | | ||||||
| * | | | | | Add comment | Eddie Hung | 2019-09-30 | 1 | -0/+1 | |
| | | | | | | ||||||
| * | | | | | scc call on active module module only, plus cleanup | Eddie Hung | 2019-09-30 | 1 | -21/+16 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-30 | 1 | -1/+1 | |
| |\ \ \ \ \ | ||||||
| * \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-29 | 1 | -3/+16 | |
| |\ \ \ \ \ \ | ||||||
| * | | | | | | | Fix "scc" call inside abc9 to consider all wires | Eddie Hung | 2019-09-29 | 1 | -1/+1 | |
| | | | | | | | | ||||||
| * | | | | | | | Big rework; flop info now mostly in cells_sim.v | Eddie Hung | 2019-09-28 | 1 | -78/+65 | |
| | | | | | | | |