aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/altera_intel
Commit message (Expand)AuthorAgeFilesLines
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ...dh732017-10-018-968/+0
* Squelch trailing whitespaceLarry Doolittle2017-04-127-87/+87
* Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAsdh732017-04-058-0/+968