| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | xilinx: Add support for LUT RAM on LUT4-based devices. | Marcin Kościelnicki | 2020-02-07 | 1 | -167/+0 |
| | | | | | | | | There are multiple other kinds of RAMs supported on these devices, but RAM16X1D is the only dual-port one. Fixes #1549 | ||||
| * | xilinx: use RAM32M/RAM64M for memories with two read ports | Marcin Kościelnicki | 2020-02-02 | 1 | -2/+2 |
| | | | | | | This fixes inefficient LUT RAM usage for memories with one write and two read ports (commonly used as register files). | ||||
| * | Rename *RAM{32,64}M rules to RAM{32X2,64X1}Q | Eddie Hung | 2019-12-16 | 1 | -4/+4 |
| | | |||||
| * | Disable RAM16X1D match rule; carry-over from LUT4 arches | Eddie Hung | 2019-12-13 | 1 | -6/+9 |
| | | |||||
| * | Add RAM32X6SDP and RAM64X3SDP modes | Eddie Hung | 2019-12-12 | 1 | -0/+40 |
| | | |||||
| * | Add memory rules for RAM16X1D, RAM32M, RAM64M | Eddie Hung | 2019-12-12 | 1 | -0/+64 |
| | | |||||
| * | Work in progress for renaming labels/options in synth_xilinx | Eddie Hung | 2019-07-18 | 1 | -0/+60 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |