| Commit message (Expand) | Author | Age | Files | Lines |
* | verilog: fix width/sign detection for functions | Zachary Snow | 2022-05-30 | 2 | -0/+46 |
* | verilog: fix size and signedness of array querying functions | Jannis Harder | 2022-05-30 | 1 | -0/+52 |
* | verilog: fix $past's signedness | Jannis Harder | 2022-05-25 | 1 | -0/+35 |
* | verilog: fix signedness when removing unreachable cases | Jannis Harder | 2022-05-24 | 1 | -0/+33 |
* | sv: fix always_comb auto nosync for nested and function blocks | Zachary Snow | 2022-04-05 | 2 | -0/+30 |
* | verilog: support for time scale delay values | Zachary Snow | 2022-02-14 | 1 | -0/+25 |
* | Fix access to whole sub-structs (#3086) | Kamil Rakoczy | 2022-02-14 | 1 | -3/+2 |
* | verilog: fix dynamic dynamic range asgn elab | Zachary Snow | 2022-02-11 | 2 | -0/+108 |
* | verilog: fix const func eval with upto variables | Zachary Snow | 2022-02-11 | 2 | -0/+84 |
* | sv: auto add nosync to certain always_comb local vars | Zachary Snow | 2022-01-07 | 8 | -0/+135 |
* | sv: fix size cast internal expression extension | Zachary Snow | 2022-01-07 | 2 | -0/+145 |
* | fixup verilog doubleslash test | Zachary Snow | 2022-01-03 | 2 | -0/+3 |
* | preprocessor: do not destroy double slash escaped identifiers | Thomas Sailer | 2021-12-15 | 1 | -0/+19 |
* | verilog: use derived module info to elaborate cell connections | Zachary Snow | 2021-10-25 | 2 | -0/+37 |
* | sv: support wand and wor of data types | Zachary Snow | 2021-09-21 | 2 | -0/+39 |
* | verilog: fix multiple AST_PREFIX scope resolution issues | Zachary Snow | 2021-09-21 | 2 | -0/+100 |
* | sv: support declaration in generate for initialization | Zachary Snow | 2021-08-31 | 8 | -0/+114 |
* | sv: support declaration in procedural for initialization | Zachary Snow | 2021-08-30 | 4 | -0/+56 |
* | verilog: save and restore overwritten macro arguments | Zachary Snow | 2021-07-28 | 2 | -0/+23 |
* | sv: fix two struct access bugs | Zachary Snow | 2021-07-15 | 2 | -0/+92 |
* | sv: fix up end label checking | Zachary Snow | 2021-06-16 | 5 | -0/+51 |
* | mem2reg: tolerate out of bounds constant accesses | Zachary Snow | 2021-06-08 | 2 | -0/+33 |
* | sv: support tasks and functions within packages | Zachary Snow | 2021-06-01 | 2 | -0/+34 |
* | sv: check validity of package end label | Zachary Snow | 2021-05-10 | 1 | -0/+15 |
* | preproc: test coverage for #2712 | Zachary Snow | 2021-03-30 | 3 | -0/+18 |
* | sv: allow typenames as function return types | Zachary Snow | 2021-03-19 | 2 | -0/+40 |
* | sv: carry over global typedefs from previous files | Zachary Snow | 2021-03-17 | 2 | -0/+60 |
* | sv: allow globals in one file to depend on globals in another | Zachary Snow | 2021-03-12 | 1 | -0/+20 |
* | verilog: disallow overriding global parameters | Zachary Snow | 2021-03-11 | 1 | -0/+16 |
* | Merge pull request #2626 from zachjs/param-no-default | whitequark | 2021-03-07 | 10 | -0/+177 |
|\ |
|
| * | sv: support for parameters without default values | Zachary Snow | 2021-03-02 | 10 | -0/+177 |
* | | Merge pull request #2632 from zachjs/width-limit | whitequark | 2021-03-07 | 2 | -0/+33 |
|\ \ |
|
| * | | verilog: impose limit on maximum expression width | Zachary Snow | 2021-03-04 | 2 | -0/+33 |
| |/ |
|
* / | sv: fix some edge cases for unbased unsized literals | Zachary Snow | 2021-03-06 | 2 | -0/+47 |
|/ |
|
* | verilog: fix sizing of ports with int types in module headers | Zachary Snow | 2021-03-01 | 2 | -0/+61 |
* | verilog: fix handling of nested ifdef directives | Zachary Snow | 2021-03-01 | 5 | -0/+50 |
* | Merge pull request #2615 from zachjs/genrtlil-conflict | whitequark | 2021-03-01 | 6 | -0/+56 |
|\ |
|
| * | genrtlil: improve name conflict error messaging | Zachary Snow | 2021-02-26 | 6 | -0/+56 |
* | | sv: extended support for integer types | Zachary Snow | 2021-02-28 | 4 | -0/+78 |
|/ |
|
* | Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and tu... | TimRudy | 2021-02-24 | 2 | -0/+438 |
* | Merge pull request #2594 from zachjs/func-arg-width | whitequark | 2021-02-23 | 4 | -0/+48 |
|\ |
|
| * | verilog: fix sizing of constant args for tasks/functions | Zachary Snow | 2021-02-21 | 4 | -0/+48 |
* | | verilog: error on macro invocations with missing argument lists | Zachary Snow | 2021-02-19 | 2 | -0/+22 |
|/ |
|
* | Merge pull request #2578 from zachjs/genblk-port | Zachary Snow | 2021-02-11 | 1 | -0/+12 |
|\ |
|
| * | verlog: allow shadowing module ports within generate blocks | Zachary Snow | 2021-02-07 | 1 | -0/+12 |
* | | Add missing is_signed to type_atom | Kamil Rakoczy | 2021-02-11 | 1 | -0/+19 |
|/ |
|
* | Add check of begin/end labels for genblock | Kamil Rakoczy | 2021-02-04 | 1 | -0/+26 |
* | verilog: significant block scoping improvements | Zachary Snow | 2021-01-31 | 9 | -0/+173 |
* | sv: fix support wire and var data type modifiers | Zachary Snow | 2021-01-20 | 2 | -0/+42 |
* | Merge pull request #2380 from Xiretza/parallel-tests | clairexen | 2020-10-01 | 1 | -19/+3 |
|\ |
|