Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add test for previous commit. | Tristan Gingold | 2020-03-09 | 2 | -0/+25 |
| | |||||
* | ghdl.cc: avoid infinite recursion due to concatenation. | Tristan Gingold | 2020-03-09 | 1 | -2/+50 |
| | |||||
* | ghdl.cc: refactoring before optimization. | Tristan Gingold | 2020-03-09 | 1 | -25/+26 |
| | |||||
* | ghdl.cc: rewrite help. | Tristan Gingold | 2020-03-01 | 1 | -2/+23 |
| | |||||
* | Show usage with nextpnr instead of arachne-pnr in README (#88) | Xiretza | 2020-02-23 | 1 | -4/+6 |
| | |||||
* | ghdl.cc: adjust after changes in ghdl (for memories). | Tristan Gingold | 2020-02-23 | 1 | -4/+16 |
| | |||||
* | Add a test for issue 1107 | Tristan Gingold | 2020-02-15 | 2 | -0/+24 |
| | |||||
* | Added ECP5 example for Lattice versa devkit (#85) | Martin | 2020-02-14 | 29 | -0/+6692 |
| | | | | | | | - LED blinky - Added support for vendor primitives - Workarounds in Verilog for BRAM and primitive wrapping - Docker support Makefiles - openocd support files | ||||
* | ci: use image with pre-built GHDL (#81) | eine | 2020-01-21 | 2 | -55/+25 |
| | | | | | | * ci: use image with pre-built GHDL * ci: execute 'push' workflow on pull_request too | ||||
* | Make test logs mode consistent: Add OK status. For #79 | Tristan Gingold | 2020-01-20 | 6 | -0/+6 |
| | |||||
* | migrate from Travis to GHA and rework examples (#78) | eine | 2020-01-19 | 53 | -439/+174 |
| | | | | | | * migrate from Travis to GHA * rework examples | ||||
* | add cons_0, div, and umod (#72) | Pepijn de Vos | 2019-12-31 | 1 | -2/+22 |
| | | | | | | * add cons_0, [su]div, and umod * Yosys mod is actually remainder semantics | ||||
* | testsuite: add reproducer for #76 | Tristan Gingold | 2019-12-31 | 2 | -0/+38 |
| | |||||
* | Add more tests for issue#36 | Tristan Gingold | 2019-12-05 | 3 | -0/+71 |
| | |||||
* | Add testcase for #73 | Tristan Gingold | 2019-12-05 | 4 | -0/+63 |
| | |||||
* | handle mem_rd_sync gates. | Tristan Gingold | 2019-12-05 | 1 | -0/+10 |
| | |||||
* | Handle removal of id_output gates. | Tristan Gingold | 2019-12-05 | 1 | -28/+10 |
| | |||||
* | Fix init input for iadff. For #76 | Tristan Gingold | 2019-12-03 | 1 | -1/+1 |
| | |||||
* | Add test for #75 | Tristan Gingold | 2019-12-03 | 2 | -0/+55 |
| | |||||
* | Do not rename ports. Fix #75 | Tristan Gingold | 2019-12-03 | 1 | -8/+9 |
| | |||||
* | Support multiple synthesis. Fix #73 | Tristan Gingold | 2019-12-02 | 1 | -4/+7 |
| | |||||
* | Adjust pr61 testcase to avoid constant propagation. | Tristan Gingold | 2019-11-16 | 1 | -2/+6 |
| | |||||
* | Add testcase from #36 | Tristan Gingold | 2019-11-07 | 2 | -0/+42 |
| | |||||
* | Add testcase for #65 | Tristan Gingold | 2019-11-07 | 4 | -0/+31 |
| | |||||
* | Add testcase from issue 1001 | Tristan Gingold | 2019-11-06 | 3 | -0/+82 |
| | |||||
* | testsuite: reduce verbosity. | Tristan Gingold | 2019-11-06 | 3 | -4/+4 |
| | |||||
* | testsuite: add xfail1 test | Tristan Gingold | 2019-11-05 | 4 | -0/+37 |
| | |||||
* | testsuite: add case for issue 999 | Tristan Gingold | 2019-11-05 | 2 | -0/+43 |
| | |||||
* | testsuite.sh: simplify (only sub sub dirs). | Tristan Gingold | 2019-11-05 | 1 | -21/+3 |
| | |||||
* | testsuite: move pr tests in issues/ | Tristan Gingold | 2019-11-05 | 10 | -17/+28 |
| | |||||
* | testsuite: move tests of examples in a subdir. | Tristan Gingold | 2019-11-05 | 7 | -43/+43 |
| | |||||
* | testsuite: add issue1000 | Tristan Gingold | 2019-11-05 | 2 | -0/+51 |
| | |||||
* | testsuite: add synth_ice40 (from synth), add synth_import. | Tristan Gingold | 2019-11-05 | 1 | -2/+14 |
| | |||||
* | testenv: use abs_topdir for default ghdl.so path. | Tristan Gingold | 2019-11-05 | 1 | -1/+8 |
| | |||||
* | Add testcase for #68 | Tristan Gingold | 2019-11-04 | 2 | -0/+31 |
| | |||||
* | testsuite: it is now possible to run a single test. | Tristan Gingold | 2019-11-04 | 14 | -11/+32 |
| | |||||
* | Add Id_Smod support (#66) | Anton Blanchard | 2019-11-03 | 3 | -0/+27 |
| | |||||
* | add iadff (#67) | Pepijn de Vos | 2019-11-03 | 1 | -1/+8 |
| | |||||
* | rewrite import_memory, directly generate $mem | Tristan Gingold | 2019-11-03 | 1 | -97/+130 |
| | |||||
* | handle formal input ports. | Tristan Gingold | 2019-10-31 | 1 | -5/+31 |
| | |||||
* | Handle Id_Cover_Assert | Tristan Gingold | 2019-10-22 | 1 | -0/+2 |
| | |||||
* | Initial support of memories. | Tristan Gingold | 2019-10-19 | 1 | -18/+152 |
| | |||||
* | Sign extend 32b literals (#61) | Pepijn de Vos | 2019-10-16 | 3 | -4/+78 |
| | | | | | | | | | | | | | | | | | | | * sign extend 32b literals * Fix undefined behavior Right shift of a signed values is undefined but does arithemetic shift in practice. However, shifting by more than one int width is also undefined but *wraps around*. This caused bit/log to work because it'd shift mod 32. But it actually cause the UL32 to be wrong because it'd just repeat the value rather than extending. * zero pad unsigned and add signed * add testsuite | ||||
* | Add Id_Neg support (#63) | Anton Blanchard | 2019-10-16 | 3 | -0/+27 |
| | | | | | | | | * Add Id_Neg support * Add testcase for Id_Neg Thanks to Pepijn for the example I based this on. | ||||
* | Add Id_Smul and Id_Umul (#64) | Anton Blanchard | 2019-10-16 | 3 | -0/+34 |
| | | | | | | * Add Id_Smul and Id_Umul support * Add testcase for Id_Smul and Id_Umul | ||||
* | Fix a couple of compiler warnings (#62) | Anton Blanchard | 2019-10-14 | 1 | -3/+3 |
| | | | | | | | | | | | | | | | | | I see a few compiler warnings on gcc 9.2: src/ghdl.cc: In function ‘Yosys::RTLIL::SigSpec get_src(std::vector<Yosys::RTLIL::Wire*>&, GhdlSynth::Net)’: src/ghdl.cc:123:43: warning: ‘valzx’ may be used uninitialized in this function [-Wmaybe-uninitialized] 123 | switch(((val01 >> i)&1)+((valzx >> i)&1)*2) | ~~~~~~~^~~~~ src/ghdl.cc:123:26: warning: ‘val01’ may be used uninitialized in this function [-Wmaybe-uninitialized] 123 | switch(((val01 >> i)&1)+((valzx >> i)&1)*2) | ~~~~~~~^~~~~ src/ghdl.cc:99:26: warning: ‘val’ may be used uninitialized in this function [-Wmaybe-uninitialized] 99 | bits[i] = (val >> i) & 1 ? RTLIL::State::S1 : RTLIL::State::S0; | ~~~~~^~~~~ These both appear to be spurious, but initialize them to 0 to avoid the warning. | ||||
* | Handle Id_Sextend (#59) | T. Meissner | 2019-10-09 | 1 | -0/+8 |
| | |||||
* | testsuite: Add formal tests (#57) | T. Meissner | 2019-10-07 | 25 | -25/+359 |
| | | | | | | | | | | | | | | | | | | * Add formal tests for shift operations * ci: build ghdl/synth:formal and run test suites in it * add testsuite/formal/testsuite.sh * create testsuite/issues * ci: remove a level of grouping * testenv: fix SYMBIYOSYS * refactor * testsuite/formal/shifts: Add check for shifts > vector length | ||||
* | Handle Id_Asr (#55) | T. Meissner | 2019-10-06 | 1 | -0/+4 |
| | |||||
* | add shift functions (#54) | Pepijn de Vos | 2019-10-06 | 1 | -0/+8 |
| |