aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Makefile: add dependenciesTristan Gingold2021-11-271-0/+2
|
* ghdl.cc: adjust after renaming of instances attributesTristan Gingold2021-11-171-7/+7
|
* ghdl.cc: propagate ports attributesTristan Gingold2021-11-171-8/+16
|
* testsuite: add a test for #160Tristan Gingold2021-10-113-0/+64
|
* ghdl.cc: strip signals on memory init data. Fix #160Tristan Gingold2021-10-111-2/+9
|
* testsuite: add tests for #159Tristan Gingold2021-10-093-0/+43
|
* testsuite/issue: add a test for #154Tristan Gingold2021-10-032-0/+67
|
* ghdl.cc: set attributes on signals when they are created. Fix #154Tristan Gingold2021-10-031-40/+22
|
* ghdl.cc: display compile date and git hashTristan Gingold2021-10-032-1/+8
|
* testsuite: add a first test to display config and versionTristan Gingold2021-10-031-0/+8
|
* readme: remove TOC (now supported in the GitHub UI)umarcor2021-10-031-8/+0
|
* ci: clean commentumarcor2021-10-031-1/+1
|
* ci: add do_ghdlumarcor2021-10-031-15/+33
|
* ci/synth: use yosys container from hdl/containersumarcor2021-10-031-7/+27
|
* ci/formal: use pkg containers from hdl/containersumarcor2021-10-031-3/+11
|
* testsuite: add a test for #158Tristan Gingold2021-10-025-0/+160
|
* ghdl.cc: always create a wire for signal/isignal. Fix #158Tristan Gingold2021-10-021-7/+3
|
* Added proper components.vhdl with uppercase symbolsMartin2021-09-151-4243/+4243
|
* testsuite: add a test for ghdl/ghdl#1699Tristan Gingold2021-03-272-0/+50
|
* ghdl.cc: remove unused/extra memory module. Fix #1699Tristan Gingold2021-03-271-10/+0
|
* testsuite/formal: add a test for #145Tristan Gingold2021-03-243-0/+64
|
* ghdl.cc: handle read after write for memories. Fix #145Tristan Gingold2021-03-241-1/+9
|
* testsuite: add a test for ghdl/ghdl#1682Tristan Gingold2021-03-172-0/+48
|
* ghdl.cc: handle attributes on output portsTristan Gingold2021-03-171-8/+12
|
* Makefile: use CFLAGS/LDFLAGS from environmentXiretza2021-03-131-2/+1
|
* ghdl.cc: adjust include pathTristan Gingold2021-03-071-1/+1
|
* testsuite: add testcase for ghdl/ghdl#1610Tristan Gingold2021-01-252-0/+42
|
* ghdl.cc: handle gclk attributes on dff. For ghdl/ghdl#1610Tristan Gingold2021-01-251-13/+70
| | | | Also attribute nets.
* Minor rework on attributes.Tristan Gingold2021-01-251-5/+19
|
* readme: in Yosys's makefile GHDL_DIR was renamed to GHDL_PREFIX ↵eine2021-01-011-1/+1
| | | | (YosysHQ/yosys#2515)
* readme: update guidelines, update container image names, add ref to ↵eine2020-12-291-34/+48
| | | | mingw-w64-*-eda package groups
* remove yosys.diff, was upstreamed to YosysHQ/yosyseine2020-12-291-27/+0
|
* Fix mult18x18d component to match yosys verilogJulianKemmerer2020-12-191-260/+260
|
* ci: update deps from ghdl/* to hdlc/*eine2020-11-191-2/+11
|
* example/blackbox: tune the test for previous commitTristan Gingold2020-11-182-2/+3
|
* Use ':' instead of '$' for number namesTristan Gingold2020-11-181-2/+3
|
* ghdl.cc: allow extended identifier of length 1Tristan Gingold2020-11-181-1/+1
|
* Add a test for previous commitTristan Gingold2020-11-184-0/+70
|
* Try to convert extended name to a nameTristan Gingold2020-11-181-1/+31
|
* ci: disable triggereine2020-11-121-9/+12
|
* ci: add command-line argumentsRodrigo Alejandro Melo2020-10-032-1/+33
| | | | - add *.edif and *.ilang files to .gitignore
* '%' is not supported by Xilinx ISE edif2ngc. Fix #134eine2020-10-021-1/+2
| | | | Authored-By: Tristan Gingold <tgingold@free.fr>
* testsuite/issues: renames pr61 to issue61Tristan Gingold2020-09-272-0/+0
|
* testsuite/issues: adjust pr61Tristan Gingold2020-09-271-1/+2
|
* testsuite: add a test for ghdl/ghdl#1421Tristan Gingold2020-09-273-0/+133
|
* readme: update shields/badgeseine2020-08-311-2/+2
|
* ci: fix synth_formal.dockerfile URLeine2020-07-241-1/+1
|
* ci: dispatch after push to 'master' onlyeine2020-06-051-0/+1
|
* ci: trigger repository_dispatch in ghdl/dockereine2020-06-051-0/+7
|
* Add formal tests for mod/remXiretza2020-05-303-1/+113
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-15 02:31:24 +0000