index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
doc: change theme to 'furo'
Unai Martinez-Corral
2023-02-26
5
-76
/
+4
*
doc/requirements: unpin sphinx
Unai Martinez-Corral
2023-02-26
1
-1
/
+1
*
doc: cleanup
Unai Martinez-Corral
2023-02-26
2
-3
/
+0
*
doc/conf: spacing
Unai Martinez-Corral
2023-02-26
1
-34
/
+34
*
ci/Release: set-output is deprecated
Unai Martinez-Corral
2023-02-26
1
-3
/
+7
*
ci: test GCC 12.1.0 on Ubuntu 22
Unai Martinez-Corral
2023-02-26
1
-1
/
+1
*
doc: GCC 12
Unai Martinez-Corral
2023-02-26
2
-3
/
+3
*
pyGHDL: update copyright year
Unai Martinez-Corral
2023-02-25
1
-1
/
+1
*
doc/index: update
Unai Martinez-Corral
2023-02-25
1
-0
/
+5
*
doc/conf: update extlinks syntax
Unai Martinez-Corral
2023-02-25
1
-5
/
+5
*
ci: remove triggering through a PAT
Unai Martinez-Corral
2023-02-25
1
-9
/
+1
*
doc: update requirements
Patrick Lehmann
2023-02-25
2
-5
/
+1
|
\
|
*
doc: update requirements
Unai Martinez-Corral
2023-02-25
2
-5
/
+1
|
/
*
pyGHDL/dom/requirements: bump pyVHDLModel to 0.23.0
Unai Martinez-Corral
2023-02-25
1
-1
/
+1
*
testsuite/synth: add a test for #2361
Tristan Gingold
2023-02-25
2
-0
/
+27
*
synth: handle unaffected in simple sequential signal assignment.
Tristan Gingold
2023-02-25
1
-4
/
+9
*
grt/Makefile.inc: do not use version-script on FreeBSD.
Tristan Gingold
2023-02-24
1
-1
/
+4
*
trans-chap2.adb: fix a warning
Tristan Gingold
2023-02-22
1
-1
/
+0
*
pyGHDL/libghdl: fix typo for argtypes.
Tristan Gingold
2023-02-22
1
-1
/
+1
*
synth-vhdl_expr: improve subtype conversion
Tristan Gingold
2023-02-22
1
-69
/
+160
*
testsuite/gna: add a test for #2353
Tristan Gingold
2023-02-19
6
-0
/
+223
*
vhdl-sem_decls(sem_object_type_from_value): refine.
Tristan Gingold
2023-02-19
1
-5
/
+20
*
trans-chap2: elaborate dependencies of macro-expanded packages.
Tristan Gingold
2023-02-19
1
-19
/
+38
*
testsuite/gna: add tests for #2350
Tristan Gingold
2023-02-13
8
-0
/
+156
*
sem_record_aggregate: add a check for constraints. Fix #2350
Tristan Gingold
2023-02-13
1
-11
/
+23
*
Make-lang.in: also generate Backend_Version
Tristan Gingold
2023-02-12
1
-0
/
+2
*
doc: clarify diagnostic level output.
Tristan Gingold
2023-02-12
1
-1
/
+5
*
ghdl: print llvm or gcc backend version with --version
Tristan Gingold
2023-02-12
4
-4
/
+15
*
testsuite/gna: add a test for #2349
Tristan Gingold
2023-02-11
4
-0
/
+2703
*
ghdllocal, ghdlxml: adjust after previous commit; fix #2349
Tristan Gingold
2023-02-11
2
-0
/
+6
*
vhdl-sem_lib: units during analysis can depend only on analyzed units.
Tristan Gingold
2023-02-11
1
-0
/
+6
*
testsuite/synth: add a test for #2347
Tristan Gingold
2023-02-09
2
-0
/
+49
*
synth-vhdl_eval: handle std_logic_arith.conv_std_logic_vector
Tristan Gingold
2023-02-09
3
-0
/
+43
*
synth: preliminary work for PSL endpoints
Tristan Gingold
2023-02-08
2
-1
/
+19
*
simul: improve support of PSL endpoints
Tristan Gingold
2023-02-08
2
-10
/
+12
*
simul: improve handling of individual signal associations
Tristan Gingold
2023-02-08
1
-3
/
+3
*
synth: do not handle null-vectors for to_hstring.
Tristan Gingold
2023-02-08
2
-1
/
+18
*
testsuite/gna: add a test for #2346
Tristan Gingold
2023-02-08
6
-0
/
+129
*
trans-chap8: fix a crash while checking bounds in signal assignments.
Tristan Gingold
2023-02-08
1
-1
/
+1
*
trans-chap8: Fix individual assocs of signal parameters
Tristan Gingold
2023-02-08
1
-22
/
+44
*
simul: handle signal assignment to procedure individual associations
Tristan Gingold
2023-02-08
1
-8
/
+19
*
trans-chap8: minor reindentation
Tristan Gingold
2023-02-08
1
-1
/
+1
*
synth: use same layout for records in memory as translate
Tristan Gingold
2023-02-08
10
-70
/
+229
*
testsuite/gna: add a reproducer for #2344
Tristan Gingold
2023-02-08
2
-0
/
+47
*
vhdl-canon: remove signal parameters for all-sensitized processes.
Tristan Gingold
2023-02-08
4
-9
/
+54
*
synth: preliminary work to compute access bounds size
Tristan Gingold
2023-02-05
3
-2
/
+128
*
elab-vhdl_objtypes: rename acc_bnd_sz to acc_type_sz
Tristan Gingold
2023-02-05
3
-7
/
+7
*
vhdl-prints: improve output of generate statements
Tristan Gingold
2023-02-04
1
-12
/
+5
*
translate: add --no-elaboration flag
Tristan Gingold
2023-02-04
5
-2
/
+10
*
elab-vhdl_debug: handle package in subprograms
Tristan Gingold
2023-02-04
1
-0
/
+13
[next]