aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-insts.adb
Commit message (Expand)AuthorAgeFilesLines
* update license headersumarcor2021-02-051-5/+3
* synth-insts: apply attributes to entities and architectures. Fix #1609Tristan Gingold2021-01-171-0/+8
* synth: always finalize declarations. Fix #1591Tristan Gingold2021-01-131-2/+13
* trans-chap3: compute size of subelements for unconstrained parent subtypesTristan Gingold2020-12-291-0/+1
* synth-insts: comment assert for gcc/gnat-11. Fix #1533Tristan Gingold2020-12-111-1/+4
* synth: check instantiation inputs constraints.Tristan Gingold2020-10-071-3/+11
* synth: improve diagnostic for multiple assignment. Fix #1428Tristan Gingold2020-08-261-2/+2
* synth-insts: set location on ports. For #1387Tristan Gingold2020-07-021-0/+2
* vhdl: create default configuration for a vunit. Fix #1372Tristan Gingold2020-06-151-1/+1
* synth: refine -dm debug option. Add -dm2Tristan Gingold2020-05-311-1/+1
* synth: create abstractions for Pval (from synth-insts to synth-decls)Tristan Gingold2020-05-201-39/+2
* synth: handle initialized inout port. For #1312Tristan Gingold2020-05-151-17/+25
* synth: handle vhdl-08 ports. Fix ghdl/ghdl-yosys-plugin#111Tristan Gingold2020-05-071-7/+21
* synth: revert a previous commit: remove the En parameter.Tristan Gingold2020-05-061-25/+16
* synth: remove Global_Context (cleanup).Tristan Gingold2020-05-041-1/+1
* synth: reduce use of global context.Tristan Gingold2020-05-041-7/+11
* synth: propagate enable condition to expressions. For #1273Tristan Gingold2020-05-011-16/+24
* synth: add many calls to set_locationTristan Gingold2020-04-261-3/+9
* synth-insts: factorize code.Tristan Gingold2020-04-231-16/+17
* synth: support -v option.Tristan Gingold2020-04-221-0/+5
* types: introduce Direction_Type, which replaces Iir_Direction.Tristan Gingold2020-04-201-1/+1
* synth-insts: fix a crash on subtype indication of blackbox components.Tristan Gingold2020-04-191-7/+9
* synth: also try to open files (during synthesis) relative to current unit.Tristan Gingold2020-04-131-0/+5
* synth: refactoring to store static values in wires.Tristan Gingold2020-04-091-6/+8
* synth: extract synth.objtypes from synth.values.Tristan Gingold2020-04-091-0/+1
* synth: handle configuration_specification. Fix #1197Tristan Gingold2020-04-061-4/+4
* synth-debugger: update, handle frame leave.Tristan Gingold2020-04-061-1/+1
* synth: add value_memory and use it to store objects value.Tristan Gingold2020-04-061-39/+28
* synth: more cleanup (and use of valtyp).Tristan Gingold2020-04-021-15/+15
* synth: rework - use valtyp for expressions.Tristan Gingold2020-04-021-52/+51
* synth-insts: keep module/generics/ports case for blackboxes.Tristan Gingold2020-03-311-23/+52
* synth: preliminary work to export module parameters.Tristan Gingold2020-03-311-5/+103
* synth-expr: handle any object for array attributes.Tristan Gingold2020-03-261-49/+0
* synth: improve propagation of errors.Tristan Gingold2020-03-251-7/+17
* synth: preliminary work for package instantiation. For #1159Tristan Gingold2020-03-231-45/+1
* synth: add id_inout gate to handle inout behaviour. Fir #1166Tristan Gingold2020-03-231-13/+31
* synth-disp_vhdl: do not wrap inout ports. For #1166Tristan Gingold2020-03-221-12/+25
* synth-insts: also handle indexed name for synth_type_of_object. Fix #1164Tristan Gingold2020-03-191-0/+8
* synth-insts: handle record in generics.Tristan Gingold2020-03-131-12/+22
* synth-insts: handle output individual assoc for components.Tristan Gingold2020-03-131-18/+3
* synth-insts: handle input individual associations for components.Tristan Gingold2020-03-131-55/+49
* synthesis: handle initialized output ports.Tristan Gingold2020-03-071-3/+17
* synth: top entity name is not anymore hashed by default.Tristan Gingold2020-03-011-73/+88
* synth-insts: add comments, minor refactoring.Tristan Gingold2020-02-291-5/+2
* synth-insts: handle slices in individual associations.Tristan Gingold2020-02-181-0/+21
* synth-expr: handle anonymous signal declarations.Tristan Gingold2020-02-181-4/+4
* synth: handle component with ports in different order.Tristan Gingold2020-02-131-15/+18
* synth: remove remaining clock edge gates after memories.Tristan Gingold2020-02-101-0/+2
* synth-insts: clear before applying block configuration. Fix #1095Tristan Gingold2020-01-151-0/+2
* netlists: use a mark and sweep cleanup.Tristan Gingold2020-01-151-1/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-08 00:27:40 +0000