aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Expand)AuthorAgeFilesLines
* synth-decls: avoid elaboration crash after global signals. For #1387Tristan Gingold2020-07-181-1/+3
* netlists-disp_vhdl: display inout ports as inout.Tristan Gingold2020-07-021-2/+8
* synth-insts: set location on ports. For #1387Tristan Gingold2020-07-021-0/+2
* synth-environment: allow multiple assignments from instance portsTristan Gingold2020-07-021-17/+16
* synth: do not support signals declared in a package.Tristan Gingold2020-07-021-0/+5
* vhdl-nodes: make Subtype_Indication Maybe_Ref. For #641Tristan Gingold2020-06-301-2/+2
* synth: handle std_logic_signed.conv_integer. For ghdl/ghdl-yosys-plugin#126Tristan Gingold2020-06-191-5/+6
* synth: handle to_x01. For ghdl/ghdl-yosys-plugin#126Tristan Gingold2020-06-191-6/+10
* synth: avoid crash on invalid range. For ghdl/ghdl-yosys-plugin#126Tristan Gingold2020-06-192-9/+15
* synth-oper: handle add_uns_int_slv. For ghdl/ghdl-yosys-plugin#126Tristan Gingold2020-06-181-1/+2
* ghdlsynth: add --no-formal and help.Tristan Gingold2020-06-162-0/+29
* vhdl: create default configuration for a vunit. Fix #1372Tristan Gingold2020-06-152-1/+4
* synth: handle slices for PSL prev and stable. Fix #1367Tristan Gingold2020-06-121-2/+2
* vhdl: analyze and synth concurrent statements in vunit. Fix #1366Tristan Gingold2020-06-121-1/+6
* Synthesis of PSL built-in fell() function.tmeissner2020-06-071-4/+36
* Synthesis of PSL built-in rose() function.tmeissner2020-06-061-0/+33
* Synthesis of PSL stable() function.tmeissner2020-06-061-11/+49
* netlists-memories: simplify addresses when using a 'to' range. Fix #1348Tristan Gingold2020-06-021-0/+264
* netlists-gates.ads: add comments.Tristan Gingold2020-06-021-6/+8
* netlists-memories: clean up: remove handling of dff/idff in chains.Tristan Gingold2020-06-021-57/+28
* netlists-memories: handle another merge of dff in read ports. For #1348Tristan Gingold2020-06-021-3/+154
* Synthesis of PSL prev function.Tristan Gingold2020-06-023-69/+120
* netlists-dump: shorten UB32 constants.Tristan Gingold2020-05-311-1/+5
* synth: improve support of true dual port rams. For #1069Tristan Gingold2020-05-313-7/+9
* netlists-inference: minor refactoring.Tristan Gingold2020-05-311-79/+64
* netlists-inference: add comments, reorder subprograms.Tristan Gingold2020-05-311-70/+63
* synth: refine -dm debug option. Add -dm2Tristan Gingold2020-05-313-3/+6
* netlists-memories: cleanup.Tristan Gingold2020-05-292-47/+4
* netlists: rework clock handling in memories.Tristan Gingold2020-05-294-83/+108
* netlists: handle UL32 in memory initial value.Tristan Gingold2020-05-292-4/+27
* netlists-inference: factorize code.Tristan Gingold2020-05-291-54/+45
* synth: handle reduction operators. Fix #1342Tristan Gingold2020-05-276-21/+56
* synth-oper: add support for conv_vector.Tristan Gingold2020-05-271-2/+3
* ghdlsynth.h: add API for attributes. For #1318Tristan Gingold2020-05-231-0/+7
* netlists: disp attributes in vhdl output (as comments). For #1318Tristan Gingold2020-05-233-20/+97
* netlists: complete support of attributes. For #1318Tristan Gingold2020-05-235-5/+102
* netlists: use dyn_maps package for attributes.Tristan Gingold2020-05-222-27/+19
* netlists: add param_pval_boolean.Tristan Gingold2020-05-223-8/+12
* netlists-memories: set location on utrunc. Fix #1332Tristan Gingold2020-05-213-11/+13
* synth: add support for ascending attribute. Fix #1333Tristan Gingold2020-05-211-0/+15
* netlists: initial support of attributes.Tristan Gingold2020-05-213-27/+123
* synth-oper: fix handle of add/sub with std_logic.Tristan Gingold2020-05-211-21/+21
* netlists-disp_vhdl: fix id_sextend for 1 bit.Tristan Gingold2020-05-211-1/+1
* synth: handle more operators from std_logic_arith. Fix synth121Tristan Gingold2020-05-211-13/+19
* netlists-inference: Fix sequential assertions at init. Fix #1330Tristan Gingold2020-05-211-12/+17
* synth: create abstractions for Pval (from synth-insts to synth-decls)Tristan Gingold2020-05-203-43/+59
* synth-decls: handle unbounded record subtypes. Fix #1324Tristan Gingold2020-05-191-33/+15
* vhdl-nodes: Rename and move shift/rotate predefined functions. Fix #1325Tristan Gingold2020-05-192-13/+10
* netlists: initial infrastructure for attributes. For #1318Tristan Gingold2020-05-192-7/+62
* WIP: netlists: reuse free instances.Tristan Gingold2020-05-181-37/+220
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 01:37:55 +0000