index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
vhdl
/
vhdl-annotations.adb
Commit message (
Collapse
)
Author
Age
Files
Lines
*
synth: rename vhdl.annotations to elab.vhdl_annotations
Tristan Gingold
2022-09-19
1
-1535
/
+0
|
*
synth: rework subprogram associations (WIP)
Tristan Gingold
2022-09-19
1
-1
/
+3
|
*
synth: factorize code (reuse synth_constant_declaration)
Tristan Gingold
2022-09-17
1
-2
/
+0
|
*
synth: handle access subtypes
Tristan Gingold
2022-09-15
1
-1
/
+1
|
*
synth: use areapools
Tristan Gingold
2022-09-02
1
-0
/
+1
|
*
simul: gather terminals
Tristan Gingold
2022-07-25
1
-3
/
+3
|
*
vhdl-nodes: renaming.
Tristan Gingold
2022-07-21
1
-2
/
+2
|
|
|
|
|
|
|
Node Iir_Kind_Signal_Attribute_Declaration is now Iir_Kind_Attribute_Implicit_Declaration Will also handle quantities.
*
vhdl: preliminary work to elaborat quantities
Tristan Gingold
2022-07-16
1
-1
/
+5
|
*
vhdl-annotations: avoid a crash with subtype attribute in array.
Tristan Gingold
2022-06-09
1
-2
/
+7
|
|
|
|
Fix #2084
*
synth-vhdl_eval: handle more operations
Tristan Gingold
2022-05-29
1
-1
/
+1
|
*
vhdl-canon: add Canon_Add_Suspend_State
Tristan Gingold
2022-05-26
1
-0
/
+6
|
*
vhdl-annotations: annotate procedure call associations
Tristan Gingold
2022-05-25
1
-14
/
+47
|
*
vhdl-annotations: do not annotate type for signal attributes
Tristan Gingold
2022-04-29
1
-2
/
+0
|
*
synth: handle type declarations in vunit. Fix #2034
Tristan Gingold
2022-04-13
1
-1
/
+3
|
*
synth: add support for subtype declaration in vunits. Fix #2033
Tristan Gingold
2022-04-13
1
-1
/
+2
|
*
synth: do not add info for element subtype (except for arrays).
Tristan Gingold
2022-04-05
1
-31
/
+21
|
|
|
|
Fix #2021
*
synth: fix handling of record constraints in subtype. Fix #1961
Tristan Gingold
2022-02-22
1
-4
/
+19
|
*
synth: do not annotate generic types in package. Fix #1949
Tristan Gingold
2022-01-15
1
-1
/
+4
|
*
vhdl: add comments
Tristan Gingold
2022-01-15
1
-1
/
+6
|
*
synth: handle macro-expanded package body. Fix #1948
Tristan Gingold
2022-01-14
1
-4
/
+12
|
*
synth: refine handling of interface type. Fix #1944
Tristan Gingold
2022-01-10
1
-6
/
+16
|
*
synth: handle interface type in generics. For #412
Tristan Gingold
2021-12-15
1
-3
/
+8
|
*
vhdl: Iir_Kind_Foreign_Module is now a library unit
Tristan Gingold
2021-11-09
1
-0
/
+23
|
|
|
|
|
(instead of a design unit). Also, add Iir_Kind_Foreign_Vector_Type_Definition
*
vhdl/psl: handle PSL inherit spec. For #1899
Tristan Gingold
2021-11-05
1
-10
/
+11
|
*
synth: Support alias declarations in vunit
tmeissner
2021-11-02
1
-1
/
+3
|
*
synth: do full elaboration before synthesis
Tristan Gingold
2021-11-01
1
-28
/
+42
|
*
synth: add support for sequence instance in vunit. Fix #1889
Tristan Gingold
2021-10-13
1
-1
/
+2
|
*
vhdl: allow constants in vunit declarations. Fix #1856
Tristan Gingold
2021-09-08
1
-0
/
+1
|
*
vhdl: remove iir_kind_anonymous_signal_declaration (now unused)
Tristan Gingold
2021-08-24
1
-4
/
+0
|
*
update license headers
umarcor
2021-01-14
1
-11
/
+9
|
*
vhdl-sem_decls: handle multiple declarations with subtype attribute.
Tristan Gingold
2020-07-18
1
-2
/
+6
|
*
vhdl-annotations: adjust after change of subtype_indication.
Tristan Gingold
2020-07-01
1
-1
/
+1
|
|
|
|
Fix for ghdl/docker#29
*
vhdl-nodes: make Subtype_Indication Maybe_Ref. For #641
Tristan Gingold
2020-06-30
1
-1
/
+1
|
*
vhdl: analyze and synth concurrent statements in vunit. Fix #1366
Tristan Gingold
2020-06-12
1
-1
/
+6
|
*
synth-decls: handle unbounded record subtypes. Fix #1324
Tristan Gingold
2020-05-19
1
-12
/
+13
|
*
vhdl-utils: factorize Get_File_Signature.
Tristan Gingold
2020-05-15
1
-66
/
+0
|
*
synth: fix handling of subtype indication in object aliases for vhdl 2008.
Tristan Gingold
2020-03-29
1
-1
/
+4
|
|
|
|
Fix #1175
*
synth: avoid crash on bad elaboration order.
Tristan Gingold
2020-03-09
1
-1
/
+3
|
*
synth: handle deferred constants. Fix #1096
Tristan Gingold
2020-01-16
1
-0
/
+3
|
*
synth: support multiple synthesis.
Tristan Gingold
2019-12-02
1
-0
/
+28
|
*
synth: file support (WIP).
Tristan Gingold
2019-11-12
1
-1
/
+2
|
*
synth: initial support for file types. For #1004
Tristan Gingold
2019-11-11
1
-27
/
+33
|
*
synth: initial support of access type. For #1004
Tristan Gingold
2019-11-11
1
-0
/
+4
|
*
vhdl: allow attributes in vunit declarations.
Tristan Gingold
2019-10-30
1
-1
/
+3
|
*
synth: handle concurrent signal assignment in vunits.
Tristan Gingold
2019-10-25
1
-0
/
+2
|
*
vhdl-annotations: extract annotate_concurrent_statement.
Tristan Gingold
2019-10-25
1
-47
/
+53
|
*
vhdl-annotations: minor renaming.
Tristan Gingold
2019-10-25
1
-8
/
+8
|
*
vhdl-annotations: handle some declarations in vunits.
Tristan Gingold
2019-10-23
1
-0
/
+6
|
*
vhdl: handle cover and restrict within vunit.
Tristan Gingold
2019-10-15
1
-1
/
+3
|
*
vhdl-annotations: handle list of record elements declaration.
Tristan Gingold
2019-10-13
1
-2
/
+4
|
[next]