aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * Add same fix as in issue #373Miodrag Milanovic2021-04-081-0/+4
|/
* Merge pull request #665 from cr1901/optional-ltogatecat2021-04-071-2/+13
|\
| * Add CMake option to enable IPO (enabled by default).William D. Jones2021-04-071-2/+13
|/
* Merge pull request #659 from litghost/pseudo_pip_fixesgatecat2021-04-0611-66/+882
|\
| * [interchange] Provide estimateDelay when USE_LOOKAHEAD is not defined.Keith Rothman2021-04-061-1/+16
| * Don't fail-fast for GH actions to allow for easier CI debugging.Keith Rothman2021-04-061-0/+3
| * [interchange] Remove requirement to have wire_lut.Keith Rothman2021-04-063-6/+7
| * [interchange] Fix invalid use of local variables due to refactoring.Keith Rothman2021-04-063-6/+7
| * [interchange] Prevent site router from generating incorrect LUTs.Keith Rothman2021-04-063-42/+102
| * [interchange] Scale edge cost of pseudo pips.Keith Rothman2021-04-062-5/+12
| * [interchange] Fix missing inline methods in site_arch.impl.hKeith Rothman2021-04-062-8/+9
| * [interchange] Disallow site edges during general routing.Keith Rothman2021-04-062-5/+23
| * [interchange] Add crude pseudo pip model.Keith Rothman2021-04-066-7/+717
* | Merge pull request #663 from litghost/fix_router2_without_bbgatecat2021-04-061-1/+13
|\|
| * Fix bug in router2 where router may give up too early.Keith Rothman2021-04-061-1/+13
|/
* Merge pull request #661 from litghost/document_site_routergatecat2021-04-061-10/+58
|\
| * [interchange] Add some documentation for the site router.Keith Rothman2021-04-051-10/+58
* | Merge pull request #662 from litghost/fix_cirrus_cigatecat2021-04-061-1/+1
|\ \
| * | Increase vCPU to 5 because of cirrus resource limit change.Keith Rothman2021-04-051-1/+1
| |/
* | Merge pull request #657 from acomodi/interchange-counter-multi-boardgatecat2021-04-065-23/+25
|\ \ | |/ |/|
| * interchange: counter: testing on multiple boardsAlessandro Comodi2021-04-015-23/+25
* | Merge pull request #658 from litghost/increment_chipdbgatecat2021-04-025-5/+14
|\ \ | |/ |/|
| * [interchange] Update interchange CI for new chipdb change.Keith Rothman2021-04-012-3/+2
| * [interchange] Update to v6 of FPGA interchange chipdb.Keith Rothman2021-04-013-2/+12
|/
* Merge pull request #646 from YosysHQ/gatecat/nexus-cmakegatecat2021-03-3115-133/+385
|\
| * interchange: Fix nexus cmake review commentsgatecat2021-03-314-16/+11
| * ci: Build prjoxide only for LIFCLgatecat2021-03-302-7/+8
| * interchange: Split xc7 and nexus chipdb cmakegatecat2021-03-303-243/+245
| * interchange: Add Nexus LUT testgatecat2021-03-308-20/+140
| * interchange: Add Nexus to CIgatecat2021-03-305-2/+21
| * interchange: Add CMake support for Nexus/prjoxidegatecat2021-03-303-0/+115
* | Merge pull request #656 from litghost/fix_dedicated_interconnect_buggatecat2021-03-302-10/+23
|\ \
| * | Fix bug where DedicateInterconnect incorrectly allows some placement.Keith Rothman2021-03-302-10/+23
|/ /
* | Merge pull request #653 from litghost/fix_site_pip_checkgatecat2021-03-301-7/+22
|\ \ | |/ |/|
| * [interchange] Fix site pip check for drivers.Keith Rothman2021-03-301-7/+22
|/
* Merge pull request #655 from YosysHQ/gatecat/alt-placer-fixgatecat2021-03-302-7/+8
|\
| * interchange: Fix illegal placementsgatecat2021-03-302-7/+8
|/
* nexus: Fix some IO FASM gengatecat2021-03-301-0/+4
* nexus: Fix LIFCL-17 LRAM FASMgatecat2021-03-301-0/+2
* nexus: Fix default IO configgatecat2021-03-291-0/+2
* Merge pull request #651 from YosysHQ/gatecat/nexus-vccogatecat2021-03-291-3/+51
|\
| * nexus: Fix bank Vcco FASMgatecat2021-03-291-3/+51
* | nexus: Default HF_OSC_EN to ENABLEDgatecat2021-03-291-1/+1
|/
* Merge pull request #645 from litghost/add_counter_and_ramgatecat2021-03-2923-337/+1221
|\
| * Update README with latest develpment progress.Keith Rothman2021-03-252-146/+39
| * interchange: Fix bug in site router where a bad solution isn't remove.Keith Rothman2021-03-251-3/+7
| * Implement debugging tools for site router.Keith Rothman2021-03-257-23/+166
| * Add some FIXME's around VCC assumption in LUT logic.Keith Rothman2021-03-251-0/+17
| * Add targets to generate YAML outputs for DeviceResource files.Keith Rothman2021-03-251-0/+22
| * Re-work LUT mapping logic to only put VCC pins when required.Keith Rothman2021-03-255-104/+174