aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange
Commit message (Expand)AuthorAgeFilesLines
...
* | interchange: phys: do not output nets which have no usersAlessandro Comodi2021-07-011-1/+12
|/
* interchange: fix dedicated interconnect explorationAlessandro Comodi2021-06-301-8/+14
* interchange: Fix dedicated interconnect check when site is the samegatecat2021-06-301-1/+4
* interchange: Place IO macro content based on routinggatecat2021-06-301-0/+79
* interchange: Track the macros that cells have been expanded fromgatecat2021-06-293-0/+8
* Merge pull request #736 from YosysHQ/gatecat/pp-multi-outputgatecat2021-06-281-13/+2
|\
| * interchange: Allow site wires driven by more than one belgatecat2021-06-281-13/+2
* | interchange: Handle disconnected bel pins in dedicated interconnectgatecat2021-06-281-1/+1
|/
* interchange: arch: move macro expansion step before ios packingAlessandro Comodi2021-06-181-1/+1
* Merge pull request #728 from YosysHQ/gatecat/nexus-ramgatecat2021-06-156-0/+382
|\
| * nexus: Add modified version of RAM testgatecat2021-06-155-0/+206
| * nexus: Add PDPSC16K->PDPSC16K_MODE to remap rulesgatecat2021-06-151-0/+176
* | interchange: fix phys net writerAlessandro Comodi2021-06-151-5/+2
|/
* interchange: Cope with undriven nets in more placesgatecat2021-06-143-5/+9
* Fixing old emails and names in copyrightsgatecat2021-06-127-9/+9
* interchange: clusters: always get cell bel map and add assertsAlessandro Comodi2021-06-111-23/+13
* interchange: run clang formatterAlessandro Comodi2021-06-112-22/+18
* interchange: clusters: adjust commentsAlessandro Comodi2021-06-112-11/+16
* interchange: increase chipinfo versionAlessandro Comodi2021-06-111-1/+1
* interchange: tests: counter: emit carries for xc7Alessandro Comodi2021-06-112-4/+6
* interchange: add support for generating BEL clustersAlessandro Comodi2021-06-119-24/+713
* fpga_interchange: Add site router testsTomasz Michalak2021-06-111-0/+3
* Remove redundant code after hashlib movegatecat2021-06-021-65/+0
* Use hashlib in most remaining codegatecat2021-06-021-2/+2
* Using hashlib in archesgatecat2021-06-0225-326/+176
* Use hashlib for core netlist structuresgatecat2021-06-025-12/+14
* Add hash() member functionsgatecat2021-06-021-0/+5
* interchange: Add LIFCL-40 EVN testsgatecat2021-06-0110-1/+82
* interchange: Add macro parameter mappinggatecat2021-05-212-3/+53
* interchange: Don't error out on missing cell portsgatecat2021-05-212-2/+3
* interchange: Add LUTRAM testgatecat2021-05-216-0/+169
* interchange: Preliminary implementation of macro expansiongatecat2021-05-213-0/+116
* interchange: Add macro param map rules to chipdbgatecat2021-05-211-0/+24
* interchange: Add macro data to chipdbgatecat2021-05-211-1/+51
* interchange: phys: add site instance idstr for pseudo tile PIPsAlessandro Comodi2021-05-191-0/+19
* Run clangformatgatecat2021-05-162-5/+7
* interchange: pseudo pips: fix illegal tile pseudo PIPsAlessandro Comodi2021-05-143-21/+62
* interchange: site router: add valid pips list to check during routingAlessandro Comodi2021-05-133-11/+59
* interchange: arch: do not allow site pips within sitesAlessandro Comodi2021-05-121-6/+0
* interchange: Fix bounding box computationgatecat2021-05-111-2/+2
* interchange: site router: fix log messagesAlessandro Comodi2021-05-101-3/+3
* interchange: site router: fix illegal site thru pathsAlessandro Comodi2021-05-102-0/+23
* interchange: Adding a basic global buffer placergatecat2021-05-073-32/+132
* interchange: Initial global routing implementationgatecat2021-05-073-0/+222
* interchange: Add more global cell infogatecat2021-05-071-1/+14
* Add stub cluster API impl for remaining archesgatecat2021-05-062-0/+15
* interchange/nexus: Add counter examplegatecat2021-04-308-3/+61
* interchange: Implement getWireTypegatecat2021-04-301-1/+18
* interchange: Add wire types to chipdbgatecat2021-04-301-1/+17
* Merge pull request #683 from antmicro/interchange-allow-loc-keywordgatecat2021-04-201-2/+4
|\
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-02 16:54:29 +0000