aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/cells.cc
Commit message (Expand)AuthorAgeFilesLines
* Major Property improvements for common and iCE40David Shah2019-08-051-80/+80
* ice40: add RGB_DRV/LED_DRV_CUR support for u4kSimon Schubert2019-06-101-0/+16
* ice40: Add support for SB_I2C and SB_SPISylvain Munaut2019-03-251-0/+47
* clangformatDavid Shah2018-12-061-1/+2
* ice40: Add support for placing SB_LEDDA_IP block.Daniel Serpell2018-12-011-0/+14
* ice40: Add support for SB_RGBA_DRVSylvain Munaut2018-11-191-0/+14
* ice40/chipdb: Add wires to global network for all cells that can drive itSylvain Munaut2018-11-191-2/+2
* ice40: Fix PLLTYPE for SB_PLL40_2F_PADSylvain Munaut2018-11-191-1/+1
* ice40: Make PLL default FEEDBACK_MODE to SIMPLESylvain Munaut2018-11-191-1/+1
* ice40: Fix SPRAM and IO globalsDavid Shah2018-11-041-0/+4
* ice40: Fix PLL DYNAMICDELAYDavid Shah2018-10-271-1/+2
* Merge pull request #79 from YosysHQ/ice40lvdsClifford Wolf2018-09-251-4/+8
|\
| * ice40: Tristate IO support fixesDavid Shah2018-09-241-4/+8
* | Add needed PLLOUTGLOBAL ports and mapped it properlyMiodrag Milanovic2018-09-121-0/+2
|/
* ice40: make PLL packing more robustSergiusz Bazanski2018-08-191-1/+2
* ice40: Add HFOSC support, force fabric routing on oscillators for nowDavid Shah2018-08-011-2/+2
* ice40: fixes before reviewSergiusz Bazanski2018-07-241-0/+1
* ice40: Implement emitting PLLsSergiusz Bazanski2018-07-241-0/+49
* ice40: Packer and bitstream gen support for MAC16sDavid Shah2018-07-191-2/+3
* ice40: Adding cell definition for DSPsDavid Shah2018-07-191-0/+72
* ice40: Fixes for inverted clocksDavid Shah2018-07-181-1/+2
* refactor: Replace assert with NPNR_ASSERTDavid Shah2018-07-041-4/+4
* ice40: UltraPlus SPRAM workingDavid Shah2018-06-291-0/+18
* Working on debugging carry packerDavid Shah2018-06-261-1/+1
* clang fixMiodrag Milanovic2018-06-261-1/+1
* nets and cells are unique_ptr'sMiodrag Milanovic2018-06-251-46/+46
* ice40: More preparations for carry legalisationDavid Shah2018-06-251-0/+2
* Refactor: remove PlacementValidityChecker and move methods to ArchDavid Shah2018-06-251-3/+3
* Update from increased clangformat line lengthDavid Shah2018-06-231-16/+9
* ice40: Move global net test to ArchDavid Shah2018-06-231-8/+2
* Cleanup almost all deprecation warningsMiodrag Milanovic2018-06-231-21/+21
* ice40: SB_LFOSC support, fabric routing onlyDavid Shah2018-06-221-2/+17
* Switched from clifford@clifford.at to clifford@symbioticeda.com for copyright...Clifford Wolf2018-06-221-1/+1
* Improved log messages in SA placer, minor changes from clangformatClifford Wolf2018-06-191-3/+4
* ice40: Improve error reporting for invalid tristate usageDavid Shah2018-06-191-4/+9
* ice40: More IdString API updatesDavid Shah2018-06-191-5/+5
* ice40: Adding support for tristate IODavid Shah2018-06-191-2/+21
* ice40: Removing deprecated API in cells.ccDavid Shah2018-06-191-45/+46
* Getting rid of old IdString API users, Add ctx to many internal APIsClifford Wolf2018-06-181-47/+49
* Rename Design to Context, derive from Arch instead of instantiatingClifford Wolf2018-06-181-1/+1
* Improving code style and fixing dummyDavid Shah2018-06-181-1/+2
* Updating copyrightsDavid Shah2018-06-171-0/+1
* ice40: Proper global promotionDavid Shah2018-06-161-1/+16
* ice40: Promote reset signalDavid Shah2018-06-161-0/+20
* experiment: Simple heuristic-based placerDavid Shah2018-06-161-1/+1
* ice40: Rename ICESTORM_RAM pinsDavid Shah2018-06-131-0/+24
* Add A*-like optimizations to routerClifford Wolf2018-06-131-1/+2
* ice40: Promote one clock to a global bufferDavid Shah2018-06-131-1/+7
* Simple IO buffer insertion, enable packer by defaultDavid Shah2018-06-131-0/+36
* Add IdString APIClifford Wolf2018-06-121-3/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 14:45:41 +0000