aboutsummaryrefslogtreecommitdiffstats
path: root/ice40
Commit message (Expand)AuthorAgeFilesLines
* ice40: after reviewSergiusz Bazanski2018-07-241-1/+0
* Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/pllSergiusz Bazanski2018-07-249-85/+44
|\
| * Remove implementations of deprecated APIsDavid Shah2018-07-243-30/+0
| * ice40: Remove use of deprecated APIsDavid Shah2018-07-243-10/+10
| * Remove uphill/downhill bel pins from ice40 dbClifford Wolf2018-07-242-34/+0
| * Add bbasm target, use as passthru in iCE40 builderDavid Shah2018-07-241-5/+16
| * Add G_ARROW (for now same look as G_LINE)Clifford Wolf2018-07-241-1/+1
| * timing: Model clock to Q timesDavid Shah2018-07-241-0/+15
| * ice40: Trim BRAM constant inputs, reduces routing congestion around BRAMDavid Shah2018-07-241-0/+3
| * ice40: Fix SPRAM and other primitives in corners other than (0, 0)David Shah2018-07-241-1/+1
* | ice40: fixes before reviewSergiusz Bazanski2018-07-245-45/+13
* | ice40: move PLL->IO from pseudo pip to second uphill belSergiusz Bazanski2018-07-243-69/+40
* | ice40: emit list of upbels in chipdbSergiusz Bazanski2018-07-244-16/+22
* | clang-formatSergiusz Bazanski2018-07-243-66/+74
* | ice40: A slightly nicer way to do this.Sergiusz Bazanski2018-07-241-46/+31
* | ice40: Move spliceLUT back to pack.ccSergiusz Bazanski2018-07-243-56/+53
* | ice40: Prevent placement of SB_IOs in IO blocks used by PLL outputsSergiusz Bazanski2018-07-241-0/+24
* | ice40: Refactor PLL/LOCK LUT splicing out into Arch::Sergiusz Bazanski2018-07-244-74/+59
* | ice40: Emit feed-through LUTs for PLL/LOCKSergiusz Bazanski2018-07-242-2/+159
* | ice40: Fail early on SB_PLL40_*_PAD cellsSergiusz Bazanski2018-07-242-0/+14
* | ice40: Implement emitting PLLsSergiusz Bazanski2018-07-249-16/+269
|/
* Add Context::archcheck() and "nextpnr-ice40 --test"Clifford Wolf2018-07-232-40/+60
* Remove getBelsByType() APIClifford Wolf2018-07-231-14/+0
* clangformatDavid Shah2018-07-231-2/+3
* Add getGridDimX(), getGridDimY(), getTileDimZ() APIClifford Wolf2018-07-231-0/+6
* Bugfix in iCE40 chipdb.pyClifford Wolf2018-07-231-3/+0
* Move to new API and remove deprecatedMiodrag Milanovic2018-07-223-63/+40
* Add Arch::getBelPins() to generic and iCE40 archsClifford Wolf2018-07-222-0/+17
* Add Arch::getBelPinType() and Arch::getWireBelPins() in iCE40 archClifford Wolf2018-07-223-4/+57
* Rename getWireBelPin to getBelPinWireClifford Wolf2018-07-226-18/+18
* clangformatClifford Wolf2018-07-223-8/+4
* Merge branch 'q3k/lock-2-electric-boogaloo' into 'master'Clifford Wolf2018-07-212-4/+12
|\
| * Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec...Sergiusz Bazanski2018-07-219-543/+904
| |\
| * | Re-enable drawing Pips.Sergiusz Bazanski2018-07-201-3/+3
| * | clang-formatSergiusz Bazanski2018-07-201-1/+1
| * | Nuke IdStringDBSergiusz Bazanski2018-07-201-1/+1
| * | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec...Sergiusz Bazanski2018-07-2016-95/+361
| |\ \
| * | | WIP.Serge Bazanski2018-07-171-0/+8
| * | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec...Serge Bazanski2018-07-171-4/+4
| |\ \ \
| * \ \ \ Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec...Serge Bazanski2018-07-155-14/+261
| |\ \ \ \
| * | | | | Refactor IdString functionality into IdStringDBSerge Bazanski2018-07-141-1/+1
* | | | | | Add Loc constructorsClifford Wolf2018-07-211-6/+1
| |_|_|_|/ |/| | | |
* | | | | Added driver and users for netsMiodrag Milanovic2018-07-211-0/+8
* | | | | Merge branch 'router1ng' into 'master'Clifford Wolf2018-07-211-0/+1
|\ \ \ \ \
| * | | | | Refactoring of router1Clifford Wolf2018-07-211-0/+1
* | | | | | Map ports to netsMiodrag Milanovic2018-07-211-0/+14
* | | | | | create io cells out of ascMiodrag Milanovic2018-07-211-0/+27
* | | | | | add cells that are in default state or no configurationMiodrag Milanovic2018-07-211-0/+40
* | | | | | Add used cells and attach them to belsMiodrag Milanovic2018-07-211-0/+39
* | | | | | Assign proper pipsMiodrag Milanovic2018-07-211-9/+27
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-29 00:20:25 +0000