aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2021-02-21 20:53:56 +0000
committerGitHub <noreply@github.com>2021-02-21 20:53:56 +0000
commit3fee43cde0ec424e52ea62f78722b061aaac280a (patch)
treec3fe7d79380e9bf2c73c56543f5461715e0a0395 /techlibs
parent127484e675538fbaeca1f6e53ba264a1f02e9cf6 (diff)
parent220cb1f7bbf6405117b953526c50a21a5ef5788f (diff)
downloadyosys-3fee43cde0ec424e52ea62f78722b061aaac280a.tar.gz
yosys-3fee43cde0ec424e52ea62f78722b061aaac280a.tar.bz2
yosys-3fee43cde0ec424e52ea62f78722b061aaac280a.zip
Merge pull request #2591 from zachjs/verilog-preproc-unapplied
verilog: error on macro invocations with missing argument lists
Diffstat (limited to 'techlibs')
0 files changed, 0 insertions, 0 deletions