aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Bump versiongithub-actions[bot]2021-10-261-1/+1
|
* Compile option for enabling async load verific supportMiodrag Milanovic2021-10-252-1/+8
|
* Bump versiongithub-actions[bot]2021-10-221-1/+1
|
* Change implicit conversions from bool to Sig* to explicit.Marcelina Kościelnicka2021-10-212-6/+8
| | | | Also fixes some completely broken code in extract_reduce.
* Merge pull request #3057 from YosysHQ/claire/verific_latchesClaire Xen2021-10-211-4/+61
|\ | | | | Initial Verific impoter support for {PRIM,WIDE_OPER}_DLATCH{,RS}
| * Fix verific.cc PRIM_DLATCH handlingClaire Xenia Wolf2021-10-211-1/+7
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * Initial Verific impoter support for {PRIM,WIDE_OPER}_DLATCH{,RS}Claire Xenia Wolf2021-10-211-4/+55
|/ | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* extract_reduce: Refactor and fix input signal construction.Marcelina Kościelnicka2021-10-212-63/+46
| | | | Fixes #3047.
* Bump versiongithub-actions[bot]2021-10-211-1/+1
|
* If verific have vhdl lib it is required by other libsMiodrag Milanovic2021-10-201-0/+4
|
* Forgot to remove from main listMiodrag Milanovic2021-10-201-1/+1
|
* Option to disable verific VHDL supportMiodrag Milanovic2021-10-203-11/+50
|
* Bump versiongithub-actions[bot]2021-10-201-1/+1
|
* Fixed Verific parser error in ice40 cell libraryClaire Xenia Wolf2021-10-191-22/+62
| | | | non-net output port 'Q' cannot be initialized at declaration in SystemVerilog mode
* Merge pull request #3045 from galibert/masterMiodrag Milanović2021-10-191-0/+18
|\ | | | | CycloneV: Add (passthrough) support for cyclonev_hps_interface_mpu_general_purpose
| * CycloneV: Add (passthrough) support for cyclonev_oscillatorOlivier Galibert2021-10-171-1/+11
| |
| * CycloneV: Add (passthrough) support for ↵Olivier Galibert2021-10-171-0/+8
| | | | | | | | cyclonev_hps_interface_mpu_general_purpose
* | Fixes in vcdcd.pl for newer Perl versionsClaire Xenia Wolf2021-10-191-3/+3
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | Bump versiongithub-actions[bot]2021-10-181-1/+1
| |
* | dfflegalize: remove redundant check for initialized dlatchPaul Annesley2021-10-171-4/+0
|/ | | | | | This if condition is repeated verbatim, and I can't imagine a legitimate way the inputs could change in between. I imagine it's a copy/paste mistake.
* Bump versiongithub-actions[bot]2021-10-161-1/+1
|
* Merge pull request #3044 from YosysHQ/micko/verific_bufif1Claire Xen2021-10-151-2/+2
|\ | | | | Support PRIM_BUFIF1 primitive, fixes #2981
| * Support PRIM_BUFIF1 primitiveMiodrag Milanovic2021-10-141-2/+2
|/
* Bump versiongithub-actions[bot]2021-10-121-1/+1
|
* Merge pull request #3039 from YosysHQ/claire/verific_aldffClaire Xen2021-10-112-1/+91
|\ | | | | Add support for $aldff flip-flops to verific importer
| * Add Verific adffe/dffsre/aldffe FIXMEsClaire Xenia Wolf2021-10-111-0/+3
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * Fixes and add comments for open FIXME itemsClaire Xenia Wolf2021-10-081-1/+34
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * Add support for $aldff flip-flops to verific importerClaire Xenia Wolf2021-10-082-1/+55
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | Merge pull request #3040 from YosysHQ/micko/split_module_portsClaire Xen2021-10-111-0/+2
|\ \ | | | | | | Split module ports, 20 per line
| * | Split module ports, 20 per lineMiodrag Milanovic2021-10-091-0/+2
| | |
* | | Merge pull request #3041 from YosysHQ/mmicko/module_attrClaire Xen2021-10-111-0/+1
|\ \ \ | |/ / |/| | Import module attributes from Verific
| * | Import module attributes from VerificMiodrag Milanovic2021-10-101-0/+1
|/ /
* | Bump versiongithub-actions[bot]2021-10-091-1/+1
| |
* | Fix a regression from #3035.Marcelina Kościelnicka2021-10-082-1/+22
|/
* Bump versiongithub-actions[bot]2021-10-081-1/+1
|
* FfData: some refactoring.Marcelina Kościelnicka2021-10-0714-546/+660
| | | | | | | | | | - FfData now keeps track of the module and underlying cell, if any (so calling emit on FfData created from a cell will replace the existing cell) - FfData implementation is split off to its own .cc file for faster compilation - the "flip FF data sense by inserting inverters in front and after" functionality that zinit uses is moved onto FfData class and beefed up to have dffsr support, to support more use cases
* Bump versiongithub-actions[bot]2021-10-051-1/+1
|
* verific set db_infer_set_reset_registersMiodrag Milanovic2021-10-041-0/+1
|
* Bump versiongithub-actions[bot]2021-10-031-1/+1
|
* Hook up $aldff support in various passes.Marcelina Kościelnicka2021-10-029-11/+77
|
* zinit: Refactor to use FfData.Marcelina Kościelnicka2021-10-021-101/+38
|
* kernel/ff: Refactor FfData to enable FFs with async load.Marcelina Kościelnicka2021-10-0210-325/+565
| | | | | | | | | | - *_en is split into *_ce (clock enable) and *_aload (async load aka latch gate enable), so both can be present at once - has_d is removed - has_gclk is added (to have a clear marker for $ff) - d_is_const and val_d leftovers are removed - async2sync, clk2fflogic, opt_dff are updated to operate correctly on FFs with async load
* Add $aldff and $aldffe: flip-flops with async load.Marcelina Kościelnicka2021-10-029-2/+527
|
* Specify minimum bison version 3.0+Zachary Snow2021-10-012-0/+4
| | | | | | | | | Yosys works with bison 3.0 (or newer), but not bison 2.7 (the previous release). Ideally, we would require "3" rather than "3.0" to give a better error message, but bison 2.3, which still ships with macOS, does not support major-only version requirements. With this change, building with an outdated bison yields: `frontends/rtlil/rtlil_parser.y:25.10-14: require bison 3.0, but have 2.3`.
* simplemap: refactor to use FfData.Marcelina Kościelnicka2021-10-023-290/+26
|
* Merge pull request #3017 from YosysHQ/claire/short_rtlil_x_constMiodrag Milanović2021-09-281-9/+13
|\ | | | | Add optimization to rtlil back-end for all-x parameter values
| * Add optimization to rtlil back-end for all-x parameter valuesClaire Xenia Wolf2021-09-271-9/+13
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | Bump versiongithub-actions[bot]2021-09-281-1/+1
| |
* | Prepare for next release cycleMiodrag Milanovic2021-09-272-3/+6
|/
* Bump versiongithub-actions[bot]2021-09-251-1/+1
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-02 08:27:58 +0000