| Commit message (Expand) | Author | Age | Files | Lines |
* | Specify minimum bison version 3.0+ | Zachary Snow | 2021-10-01 | 1 | -0/+2 |
* | Merge pull request #3014 from YosysHQ/claire/fix-vgtest | Claire Xen | 2021-09-24 | 1 | -0/+1 |
|\ |
|
| * | Fix TOK_ID memory leak in for_initialization | Zachary Snow | 2021-09-23 | 1 | -0/+1 |
* | | sv: support wand and wor of data types | Zachary Snow | 2021-09-21 | 1 | -9/+12 |
* | | verilog: fix multiple AST_PREFIX scope resolution issues | Zachary Snow | 2021-09-21 | 1 | -0/+1 |
|/ |
|
* | sv: support declaration in generate for initialization | Zachary Snow | 2021-08-31 | 1 | -1/+95 |
* | sv: support declaration in procedural for initialization | Zachary Snow | 2021-08-30 | 1 | -1/+48 |
* | sv: improve support for wire and var with user-defined types | Brett Witherspoon | 2021-08-12 | 1 | -11/+44 |
* | Allow optional comma after last entry in enum | Michael Singer | 2021-08-09 | 1 | -11/+12 |
* | Add support for parsing the SystemVerilog 'bind' construct | Rupert Swarbrick | 2021-07-16 | 1 | -3/+74 |
* | sv: fix a few struct and enum memory leaks | Zachary Snow | 2021-07-06 | 1 | -2/+4 |
* | sv: fix up end label checking | Zachary Snow | 2021-06-16 | 1 | -7/+18 |
* | verilog: fix leaking of type names in parser | Xiretza | 2021-06-14 | 1 | -0/+2 |
* | verilog: fix wildcard port connections leaking memory | Xiretza | 2021-06-14 | 1 | -0/+1 |
* | verilog: fix leaking ASTNodes | Xiretza | 2021-06-14 | 1 | -7/+10 |
* | verilog: Squash a memory leak. | Marcelina KoĆcielnicka | 2021-06-14 | 1 | -9/+8 |
* | Fixing old e-mail addresses and deadnames | Claire Xenia Wolf | 2021-06-08 | 1 | -1/+1 |
* | sv: support tasks and functions within packages | Zachary Snow | 2021-06-01 | 1 | -1/+1 |
* | sv: support remaining assignment operators | Zachary Snow | 2021-05-25 | 1 | -38/+30 |
* | sv: check validity of package end label | Zachary Snow | 2021-05-10 | 1 | -0/+2 |
* | verilog: check entire user type stack for type definition | Xiretza | 2021-03-21 | 1 | -6/+12 |
* | sv: allow typenames as function return types | Zachary Snow | 2021-03-19 | 1 | -0/+6 |
* | sv: support for parameters without default values | Zachary Snow | 2021-03-02 | 1 | -3/+21 |
* | verilog: fix sizing of ports with int types in module headers | Zachary Snow | 2021-03-01 | 1 | -2/+3 |
* | sv: extended support for integer types | Zachary Snow | 2021-02-28 | 1 | -39/+69 |
* | Fix handling of unique/unique0/priority cases in the frontend. | Marcelina KoĆcielnicka | 2021-02-25 | 1 | -14/+15 |
* | Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and tu... | TimRudy | 2021-02-24 | 1 | -2/+7 |
* | Merge pull request #2578 from zachjs/genblk-port | Zachary Snow | 2021-02-11 | 1 | -4/+7 |
|\ |
|
| * | verlog: allow shadowing module ports within generate blocks | Zachary Snow | 2021-02-07 | 1 | -4/+7 |
* | | Add missing is_signed to type_atom | Kamil Rakoczy | 2021-02-11 | 1 | -4/+4 |
|/ |
|
* | Add check of begin/end labels for genblock | Kamil Rakoczy | 2021-02-04 | 1 | -0/+2 |
* | verilog: significant block scoping improvements | Zachary Snow | 2021-01-31 | 1 | -17/+28 |
* | Allow combination of rand and const modifiers | Zachary Snow | 2021-01-21 | 1 | -2/+10 |
* | sv: fix support wire and var data type modifiers | Zachary Snow | 2021-01-20 | 1 | -9/+23 |
* | Parse package user type in module port list | Lukasz Dalek | 2021-01-18 | 1 | -30/+32 |
* | sv: complete support for implied task/function port directions | Zachary Snow | 2020-12-31 | 1 | -0/+10 |
* | Ignore empty parameters in Verilog module instantiations | Claire Xenia Wolf | 2020-10-01 | 1 | -0/+3 |
* | Rewrite multirange arrays sizes [n] as [n-1:0] | Lukasz Dalek | 2020-08-03 | 1 | -2/+11 |
* | Use %precedence in verilog_parser.y | Claire Wolf | 2020-07-15 | 1 | -4/+4 |
* | Fix bison warnings for missing %empty | Claire Wolf | 2020-07-15 | 1 | -59/+52 |
* | Add missing semicolons | Kamil Rakoczy | 2020-07-15 | 1 | -5/+5 |
* | Fix S/R conflicts | Kamil Rakoczy | 2020-07-10 | 1 | -1/+2 |
* | Fix R/R conflicts | Kamil Rakoczy | 2020-07-10 | 1 | -10/+1 |
* | Revert "Revert PRs #2203 and #2244." | Kamil Rakoczy | 2020-07-10 | 1 | -10/+19 |
* | Revert PRs #2203 and #2244. | whitequark | 2020-07-09 | 1 | -19/+10 |
* | Support logic typed parameters | Lukasz Dalek | 2020-07-06 | 1 | -7/+10 |
* | Merge pull request #2203 from antmicro/fix-grammar | clairexen | 2020-07-01 | 1 | -4/+10 |
|\ |
|
| * | Parse macro call attached semicolon as empty expression | Lukasz Dalek | 2020-06-26 | 1 | -1/+1 |
| * | Fix integer signing grammar | Lukasz Dalek | 2020-06-26 | 1 | -3/+9 |
* | | Merge pull request #2179 from splhack/static-cast | clairexen | 2020-07-01 | 1 | -0/+19 |
|\ \ |
|