aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/sf2/cells_sim.v
Commit message (Collapse)AuthorAgeFilesLines
* Test fixes for latest iverilogMiodrag Milanovic2022-09-211-1/+1
|
* sf2: suport $alu gate and ARI1 implementationTristan Gingold2022-08-311-1/+16
|
* sf2/cells_sim.v: add XTLOSC, SYSRESET cellsTristan Gingold2022-08-311-1/+110
|
* sf2/cells_sim.v: add IOSTD parameter to I/O cellsTristan Gingold2022-08-311-0/+11
| | | | | This parameter is set by LiberoSoc IPs, so it is needed to avoid errors when using those IPs.
* sf2: fix name of AND modulesStefan Riesenberger2021-04-091-3/+3
|
* sf2: replace sf2_iobs with {clkbuf,iopad}mapDan Ravensloft2020-07-091-12/+129
|
* Add link to SF2 / igloo2 macro library guideClifford Wolf2019-03-071-21/+24
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Improvements in sf2 cells_sim.vClifford Wolf2019-03-061-28/+249
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Refactor SF2 iobuf insertion, Add clkint insertionClifford Wolf2019-03-061-0/+7
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add SF2 IO buffer insertionClifford Wolf2019-01-171-0/+21
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Fix sf2 LUT interfaceClifford Wolf2018-10-311-8/+8
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Basic SmartFusion2 and IGLOO2 synthesis supportClifford Wolf2018-10-311-0/+75
Signed-off-by: Clifford Wolf <clifford@clifford.at>