| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | synth_xilinx: Initial Spartan 6 block RAM inference support. | Marcin Kościelnicki | 2019-07-11 | 1 | -359/+0 |
| | | |||||
| * | Added read-enable to memory model | Clifford Wolf | 2015-09-25 | 1 | -10/+14 |
| | | |||||
| * | Added support for initialized xilinx brams | Clifford Wolf | 2015-04-06 | 1 | -72/+160 |
| | | |||||
| * | Added missing ports and parameters to xilinx brams | Clifford Wolf | 2015-02-01 | 1 | -4/+18 |
| | | |||||
| * | Various cleanups in xilinx techlib | Clifford Wolf | 2015-01-18 | 1 | -0/+253 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |