aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Collapse)AuthorAgeFilesLines
* Added blackbox $__COUNT_ cell modelAndrew Zonenberg2017-09-012-0/+18
|
* Refactoring: moved modules still in cells_sim to cells_sim_wipAndrew Zonenberg2017-09-013-136/+138
|
* Merge branch 'master' of https://github.com/cliffordwolf/yosys into ↵Andrew Zonenberg2017-08-301-34/+34
|\ | | | | | | counter-extraction
| * Reformatted GP_COUNTx_ADV resets to avoid Yosys thinking that they're ↵Andrew Zonenberg2017-08-281-34/+34
| | | | | | | | multi-edge-sensitive and getting confused.
* | extract_counter: Minor changes requested to comply with upstream policy, ↵Andrew Zonenberg2017-08-302-4/+4
| | | | | | | | fixed a few typos
* | Finished refactoring counter extraction to be nice and generic. Implemented ↵Andrew Zonenberg2017-08-282-1/+69
| | | | | | | | techmapping from $__COUNT_ to GP_COUNTx cells.
* | Refactoring: Renamed greenpak4_counters pass to extract_counter, moved it to ↵Andrew Zonenberg2017-08-283-515/+1
|/ | | | techmap/ since it's going to become a generic pass
* Fixed bug causing GP_SPI model to not synthesizeAndrew Zonenberg2017-08-271-2/+2
|
* Fixed more issues with GreenPAK counter sim modelsAndrew Zonenberg2017-08-151-19/+23
|
* Updated PGEN model to have level triggered reset (matches actual hardware ↵Andrew Zonenberg2017-08-151-4/+4
| | | | behavior
* Fixed bug in GP_COUNTx modelAndrew Zonenberg2017-08-151-7/+12
|
* Fixed bug where GP_COUNTx_ADV would wrap even when KEEP was highAndrew Zonenberg2017-08-151-47/+47
|
* Merge pull request #381 from azonenberg/countfixClifford Wolf2017-08-144-504/+900
|\ | | | | Added better behavioral models for GreenPAK counters. Refactored cells_sim into two files so analog/mixed signal stuff is separate
| * Fixed typo in GP_COUNT8 sim modelAndrew Zonenberg2017-08-141-1/+1
| |
| * Fixed typo in error messageAndrew Zonenberg2017-08-141-1/+1
| |
| * Changed LEVEL resets for GP_COUNTx to be properly synthesizeableAndrew Zonenberg2017-08-141-48/+60
| |
| * Changed LEVEL resets to be edge triggered anywayAndrew Zonenberg2017-08-141-4/+4
| |
| * Added level-triggered reset support to GP_COUNTx simulation modelsAndrew Zonenberg2017-08-141-2/+68
| |
| * Fixed undeclared "count" in GP_COUNT8_ADVAndrew Zonenberg2017-08-141-0/+2
| |
| * Fixed undeclared "count" in GP_COUNT14_ADVAndrew Zonenberg2017-08-141-0/+2
| |
| * Fixed typo in last commitAndrew Zonenberg2017-08-141-3/+3
| |
| * Finished initial GP_COUNT8/14/8_ADV/14_ADV sim models. Don't support clock ↵Andrew Zonenberg2017-08-142-37/+293
| | | | | | | | divide, but do everything else.
| * Fixed typo in COUNT8 modelAndrew Zonenberg2017-08-141-2/+2
| |
| * Moved GP_POR out of digital cells b/c it has delaysAndrew Zonenberg2017-08-142-21/+21
| |
| * Improved cells_sim_digital model for GP_COUNT8Andrew Zonenberg2017-08-142-40/+75
| |
| * Refactored GreenPAK4 cells_sim into cells_sim_ams and cells_sim_digitalAndrew Zonenberg2017-08-144-428/+451
| |
* | coolrunner2: Add INVERT parameter to some BUFGsRobert Ou2017-08-141-2/+6
| |
* | coolrunner2: Add FFs with clock enable to cells_sim.vRobert Ou2017-08-141-0/+60
|/
* Add techlibs/xilinx/lut2lut.vClifford Wolf2017-07-102-0/+66
|
* Fix some c++ clang compiler errorsClifford Wolf2017-07-031-3/+3
|
* Apply minor coding style changes to coolrunner2 targetClifford Wolf2017-07-032-1/+1
|
* Merge pull request #352 from rqou/masterClifford Wolf2017-07-036-0/+645
|\ | | | | Initial Coolrunner-II support
| * coolrunner2: Add a few more primitivesRobert Ou2017-06-251-0/+110
| | | | | | | | These cannot be inferred yet, but add them to cells_sim.v for now
| * coolrunner2: Initial mapping of latchesRobert Ou2017-06-254-0/+63
| |
| * coolrunner2: Initial mapping of DFFsRobert Ou2017-06-254-0/+76
| | | | | | | | | | All DFFs map to either FDCP (matches Xilinx) or a custom FDCP_N (negative-edge triggered)
| * coolrunner2: Remove redundant INVERT_PTCRobert Ou2017-06-252-4/+1
| |
| * coolrunner2: Remove debug printsRobert Ou2017-06-251-2/+0
| |
| * coolrunner2: Correctly handle $_NOT_ after $sopRobert Ou2017-06-251-5/+41
| |
| * coolrunner2: Also construct the XOR cell in the macrocellRobert Ou2017-06-252-7/+34
| |
| * coolrunner2: Initial techmapping for $sopRobert Ou2017-06-254-153/+268
| |
| * coolrunner2: Initial commitRobert Ou2017-06-243-0/+223
| |
* | greenpak4_counters: Changed generation of primitive names so that the ↵Andrew Zonenberg2017-06-241-3/+21
|/ | | | absorbed register's name is included
* Add dff2ff.v techmap fileClifford Wolf2017-05-312-0/+15
|
* greenpak4_counters: Added support for parallel output from GP_COUNTx cellsAndrew Zonenberg2017-05-221-17/+70
|
* Add $_ANDNOT_ and $_ORNOT_ gatesClifford Wolf2017-05-171-0/+38
|
* Squelch trailing whitespaceLarry Doolittle2017-04-128-126/+126
|
* Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAsdh732017-04-058-0/+968
|
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2017-02-251-3/+4
|\
| * Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2017-02-141-2/+0
| |\
| * \ Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2017-02-081-0/+8
| |\ \
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-09 18:06:12 +0000