diff options
| author | T. Meissner <programming@goodcleanfun.de> | 2019-10-07 19:13:46 +0200 |
|---|---|---|
| committer | tgingold <tgingold@users.noreply.github.com> | 2019-10-07 19:13:46 +0200 |
| commit | b405a27654f326eb1117c0eda8e7389a64fc5c94 (patch) | |
| tree | 87867ece999abba761b40ea5d2debdd6018247f4 /testsuite/issue11 | |
| parent | bf8b41da7f0650d93b79447a2a62313b15afc9af (diff) | |
| download | ghdl-yosys-plugin-b405a27654f326eb1117c0eda8e7389a64fc5c94.tar.gz ghdl-yosys-plugin-b405a27654f326eb1117c0eda8e7389a64fc5c94.tar.bz2 ghdl-yosys-plugin-b405a27654f326eb1117c0eda8e7389a64fc5c94.zip | |
testsuite: Add formal tests (#57)
* Add formal tests for shift operations
* ci: build ghdl/synth:formal and run test suites in it
* add testsuite/formal/testsuite.sh
* create testsuite/issues
* ci: remove a level of grouping
* testenv: fix SYMBIYOSYS
* refactor
* testsuite/formal/shifts: Add check for shifts > vector length
Diffstat (limited to 'testsuite/issue11')
| -rw-r--r-- | testsuite/issue11/test_nand.vhdl | 14 | ||||
| -rw-r--r-- | testsuite/issue11/test_nor.vhdl | 14 | ||||
| -rw-r--r-- | testsuite/issue11/test_or.vhdl | 14 | ||||
| -rw-r--r-- | testsuite/issue11/test_xnor.vhdl | 14 | ||||
| -rw-r--r-- | testsuite/issue11/test_xor.vhdl | 14 | ||||
| -rwxr-xr-x | testsuite/issue11/testsuite.sh | 9 |
6 files changed, 0 insertions, 79 deletions
diff --git a/testsuite/issue11/test_nand.vhdl b/testsuite/issue11/test_nand.vhdl deleted file mode 100644 index ae60966..0000000 --- a/testsuite/issue11/test_nand.vhdl +++ /dev/null @@ -1,14 +0,0 @@ -library ieee; -use ieee.std_logic_1164.all; - -entity test_nand is port ( - sel0, sel1: in std_logic; - c: out std_logic); -end test_nand; - -architecture synth of test_nand is -begin - - c <= sel1 nand sel0; - -end synth; diff --git a/testsuite/issue11/test_nor.vhdl b/testsuite/issue11/test_nor.vhdl deleted file mode 100644 index f5f911e..0000000 --- a/testsuite/issue11/test_nor.vhdl +++ /dev/null @@ -1,14 +0,0 @@ -library ieee; -use ieee.std_logic_1164.all; - -entity test_nor is port ( - sel0, sel1: in std_logic; - c: out std_logic); -end test_nor; - -architecture synth of test_nor is -begin - - c <= sel1 nor sel0; - -end synth; diff --git a/testsuite/issue11/test_or.vhdl b/testsuite/issue11/test_or.vhdl deleted file mode 100644 index d39d064..0000000 --- a/testsuite/issue11/test_or.vhdl +++ /dev/null @@ -1,14 +0,0 @@ -library ieee; -use ieee.std_logic_1164.all; - -entity test_or is port ( - sel0, sel1: in std_logic; - c: out std_logic); -end test_or; - -architecture synth of test_or is -begin - - c <= sel1 or sel0; - -end synth; diff --git a/testsuite/issue11/test_xnor.vhdl b/testsuite/issue11/test_xnor.vhdl deleted file mode 100644 index 4a706f0..0000000 --- a/testsuite/issue11/test_xnor.vhdl +++ /dev/null @@ -1,14 +0,0 @@ -library ieee; -use ieee.std_logic_1164.all; - -entity test_xnor is port ( - sel0, sel1: in std_logic; - c: out std_logic); -end test_xnor; - -architecture synth of test_xnor is -begin - - c <= sel1 xnor sel0; - -end synth; diff --git a/testsuite/issue11/test_xor.vhdl b/testsuite/issue11/test_xor.vhdl deleted file mode 100644 index b856745..0000000 --- a/testsuite/issue11/test_xor.vhdl +++ /dev/null @@ -1,14 +0,0 @@ -library ieee; -use ieee.std_logic_1164.all; - -entity test_xor is port ( - sel0, sel1: in std_logic; - c: out std_logic); -end test_xor; - -architecture synth of test_xor is -begin - - c <= sel1 xor sel0; - -end synth; diff --git a/testsuite/issue11/testsuite.sh b/testsuite/issue11/testsuite.sh deleted file mode 100755 index e281ee9..0000000 --- a/testsuite/issue11/testsuite.sh +++ /dev/null @@ -1,9 +0,0 @@ -#!/bin/sh - -. ../testenv.sh - -for f in or xor nor nand xnor; do - synth "test_${f}.vhdl -e test_${f}" -done - -clean |