Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Improve examples for Lattice iCEstick | Aimylios | 2020-04-19 | 16 | -5/+45 |
| | | | | | | | - move "leds" examples to subdirectory - add Makefile - add *.json files to .gitignore - adjust README.md and fix some typos | ||||
* | Add tests/examples for dff (both pos and neg edge). | Tristan Gingold | 2020-04-15 | 5 | -0/+116 |
| | |||||
* | ghdl.cc: adjust for edge handle (ghdl#1227) | Tristan Gingold | 2020-04-15 | 1 | -16/+53 |
| | |||||
* | update README | umarcor | 2020-04-10 | 1 | -32/+26 |
| | |||||
* | ghdl.cc: avoid duplicate blackboxes. | Tristan Gingold | 2020-04-09 | 1 | -1/+4 |
| | |||||
* | Add a test for asynchronous reset dff. | Tristan Gingold | 2020-04-07 | 3 | -0/+43 |
| | |||||
* | Adjust test with incorrect value. | Tristan Gingold | 2020-04-07 | 2 | -2/+2 |
| | |||||
* | Add support for non-constant asynchronous reset dff. | Tristan Gingold | 2020-04-07 | 1 | -5/+29 |
| | |||||
* | Add a test for #102 | Tristan Gingold | 2020-04-07 | 2 | -0/+34 |
| | |||||
* | Add support for smod. Fix #102 | Tristan Gingold | 2020-04-07 | 1 | -0/+2 |
| | |||||
* | Adjust ecp5_versa tests. Wrappers for verilog modules are not needed anymore. | Tristan Gingold | 2020-03-31 | 5 | -78/+73 |
| | |||||
* | Handle Id_User_Parameters: add parameters to gates. | Tristan Gingold | 2020-03-31 | 1 | -21/+60 |
| | | | | This allows easy interfacing with verilog modules. | ||||
* | Add regression test for versa_ecp5 | Tristan Gingold | 2020-03-31 | 1 | -0/+25 |
| | |||||
* | Add a test for #96 | Tristan Gingold | 2020-03-29 | 2 | -0/+33 |
| | |||||
* | Add support for inout gate. Fix #96 | Tristan Gingold | 2020-03-29 | 1 | -3/+39 |
| | |||||
* | Fixed URL of the ghdl/synth Docker image | Rodrigo Alejandro Melo | 2020-03-27 | 1 | -1/+3 |
| | |||||
* | Add min/max gates | Xiretza | 2020-03-22 | 4 | -1/+91 |
| | |||||
* | Move formal tests for gates into single subdirectory | Xiretza | 2020-03-22 | 10 | -10/+1 |
| | |||||
* | Add abs gate (#91) | Xiretza | 2020-03-10 | 5 | -0/+69 |
| | |||||
* | Fix ghdl.cc indentation (#90) | Xiretza | 2020-03-10 | 1 | -168/+169 |
| | | | | Switched everything to tabs, since those seemed to be most common. Also added a vim modeline. | ||||
* | Add test for previous commit. | Tristan Gingold | 2020-03-09 | 2 | -0/+25 |
| | |||||
* | ghdl.cc: avoid infinite recursion due to concatenation. | Tristan Gingold | 2020-03-09 | 1 | -2/+50 |
| | |||||
* | ghdl.cc: refactoring before optimization. | Tristan Gingold | 2020-03-09 | 1 | -25/+26 |
| | |||||
* | ghdl.cc: rewrite help. | Tristan Gingold | 2020-03-01 | 1 | -2/+23 |
| | |||||
* | Show usage with nextpnr instead of arachne-pnr in README (#88) | Xiretza | 2020-02-23 | 1 | -4/+6 |
| | |||||
* | ghdl.cc: adjust after changes in ghdl (for memories). | Tristan Gingold | 2020-02-23 | 1 | -4/+16 |
| | |||||
* | Add a test for issue 1107 | Tristan Gingold | 2020-02-15 | 2 | -0/+24 |
| | |||||
* | Added ECP5 example for Lattice versa devkit (#85) | Martin | 2020-02-14 | 29 | -0/+6692 |
| | | | | | | | - LED blinky - Added support for vendor primitives - Workarounds in Verilog for BRAM and primitive wrapping - Docker support Makefiles - openocd support files | ||||
* | ci: use image with pre-built GHDL (#81) | eine | 2020-01-21 | 2 | -55/+25 |
| | | | | | | * ci: use image with pre-built GHDL * ci: execute 'push' workflow on pull_request too | ||||
* | Make test logs mode consistent: Add OK status. For #79 | Tristan Gingold | 2020-01-20 | 6 | -0/+6 |
| | |||||
* | migrate from Travis to GHA and rework examples (#78) | eine | 2020-01-19 | 53 | -439/+174 |
| | | | | | | * migrate from Travis to GHA * rework examples | ||||
* | add cons_0, div, and umod (#72) | Pepijn de Vos | 2019-12-31 | 1 | -2/+22 |
| | | | | | | * add cons_0, [su]div, and umod * Yosys mod is actually remainder semantics | ||||
* | testsuite: add reproducer for #76 | Tristan Gingold | 2019-12-31 | 2 | -0/+38 |
| | |||||
* | Add more tests for issue#36 | Tristan Gingold | 2019-12-05 | 3 | -0/+71 |
| | |||||
* | Add testcase for #73 | Tristan Gingold | 2019-12-05 | 4 | -0/+63 |
| | |||||
* | handle mem_rd_sync gates. | Tristan Gingold | 2019-12-05 | 1 | -0/+10 |
| | |||||
* | Handle removal of id_output gates. | Tristan Gingold | 2019-12-05 | 1 | -28/+10 |
| | |||||
* | Fix init input for iadff. For #76 | Tristan Gingold | 2019-12-03 | 1 | -1/+1 |
| | |||||
* | Add test for #75 | Tristan Gingold | 2019-12-03 | 2 | -0/+55 |
| | |||||
* | Do not rename ports. Fix #75 | Tristan Gingold | 2019-12-03 | 1 | -8/+9 |
| | |||||
* | Support multiple synthesis. Fix #73 | Tristan Gingold | 2019-12-02 | 1 | -4/+7 |
| | |||||
* | Adjust pr61 testcase to avoid constant propagation. | Tristan Gingold | 2019-11-16 | 1 | -2/+6 |
| | |||||
* | Add testcase from #36 | Tristan Gingold | 2019-11-07 | 2 | -0/+42 |
| | |||||
* | Add testcase for #65 | Tristan Gingold | 2019-11-07 | 4 | -0/+31 |
| | |||||
* | Add testcase from issue 1001 | Tristan Gingold | 2019-11-06 | 3 | -0/+82 |
| | |||||
* | testsuite: reduce verbosity. | Tristan Gingold | 2019-11-06 | 3 | -4/+4 |
| | |||||
* | testsuite: add xfail1 test | Tristan Gingold | 2019-11-05 | 4 | -0/+37 |
| | |||||
* | testsuite: add case for issue 999 | Tristan Gingold | 2019-11-05 | 2 | -0/+43 |
| | |||||
* | testsuite.sh: simplify (only sub sub dirs). | Tristan Gingold | 2019-11-05 | 1 | -21/+3 |
| | |||||
* | testsuite: move pr tests in issues/ | Tristan Gingold | 2019-11-05 | 10 | -17/+28 |
| |