aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* techmap abc_unmap.v before xilinx_srl -fixedEddie Hung2019-12-031-6/+5
|
* Add INIT value to abc9_controlEddie Hung2019-12-021-8/+8
|
* CleanupEddie Hung2019-12-011-3/+2
|
* Use pool instead of std::set for determinismEddie Hung2019-12-011-1/+1
|
* Use pool<> not std::set<> for determinismEddie Hung2019-12-011-4/+4
|
* clkpart -unpart into 'finalize'Eddie Hung2019-11-281-3/+4
|
* Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-281-1/+1
|\
| * Move \init signal for non-port signals as long as internally drivenEddie Hung2019-11-281-1/+1
| |
* | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-0/+31
|\|
| * Fix multiple driver issueEddie Hung2019-11-271-2/+7
| |
| * Add multiple driver testcaseEddie Hung2019-11-271-0/+31
| |
* | Fix multiple driver issueEddie Hung2019-11-271-2/+7
| |
* | Add comment, use sigmapEddie Hung2019-11-271-2/+2
| |
* | Revert "Fold loop"Eddie Hung2019-11-271-3/+6
| | | | | | | | This reverts commit da51492dbcc9f19a4808ef18e8ae1222bc55b118.
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-275-7/+100
|\ \
| * \ Merge pull request #1536 from YosysHQ/eddie/xilinx_dsp_muladdEddie Hung2019-11-272-3/+72
| |\ \ | | | | | | | | xilinx_dsp: consider sign and zero-extension when packing post-multiplier adder
| | * | No need for -abc9Eddie Hung2019-11-261-1/+1
| | | |
| | * | Add citationEddie Hung2019-11-261-0/+1
| | | |
| | * | Check for either sign or zero extension for postAdd packingEddie Hung2019-11-261-3/+3
| | | |
| | * | Add testcase derived from fastfir_dynamictaps benchmarkEddie Hung2019-11-261-0/+68
| | | |
| * | | Merge pull request #1501 from YosysHQ/dave/mem_copy_attrClifford Wolf2019-11-271-0/+4
| |\ \ \ | | | | | | | | | | memory_collect: Copy attr from RTLIL::Memory to cell
| | * | | memory_collect: Copy attr from RTLIL::Memory to cellDavid Shah2019-11-181-0/+4
| | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | Merge pull request #1534 from YosysHQ/mwk/opt_share-fixClifford Wolf2019-11-272-4/+24
| |\ \ \ \ | | | | | | | | | | | | opt_share: Fix handling of fine cells.
| | * | | | opt_share: Fix handling of fine cells.Marcin Koƛcielnicki2019-11-272-4/+24
| | | |/ / | | |/| | | | | | | | | | | | Fixes #1525.
| * | | | Merge pull request #1535 from YosysHQ/eddie/write_xaiger_improveEddie Hung2019-11-272-22/+5
| |\ \ \ \ | | |/ / / | |/| | | write_xaiger improvements
* | | | | ean call after abc{,9}Eddie Hung2019-11-271-1/+2
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-7/+3
|\ \ \ \ \ | | |_|_|/ | |/| | |
| * | | | Do not replace constants with same wireEddie Hung2019-11-271-7/+3
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/write_xaiger_improve' into xaig_dffEddie Hung2019-11-274-34/+30
|\ \ \ \ \ | | |_|/ / | |/| | |
| * | | | latch -> boxEddie Hung2019-11-261-1/+1
| | | | |
| * | | | Remove notesEddie Hung2019-11-261-9/+0
| | | | |
| * | | | Fold loopEddie Hung2019-11-261-6/+3
| | | | |
| * | | | Do not sigmap keep bits inside write_xaigerEddie Hung2019-11-261-1/+1
| | | | |
| * | | | xaiger: do not promote output wiresEddie Hung2019-11-261-5/+0
| | |/ / | |/| |
| * | | xilinx: Add simulation models for IOBUF and OBUFT.Marcin Koƛcielnicki2019-11-263-25/+30
| | | |
* | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-270-0/+0
|\ \ \ \
| * | | | clkpart to analyse async flops tooEddie Hung2019-11-251-0/+8
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-272-49/+94
|\ \ \ \ \ | | |_|/ / | |/| | |
| * | | | CleanupEddie Hung2019-11-271-5/+3
| | | | |
| * | | | Check for nullptrEddie Hung2019-11-271-1/+1
| | | | |
| * | | | Stray log_dumpEddie Hung2019-11-271-1/+0
| | | | |
| * | | | Revert "submod to bitty rather bussy, for bussy wires used as input and output"Eddie Hung2019-11-272-42/+76
| | | | | | | | | | | | | | | | | | | | This reverts commit cba3073026711e7683c46ba091c56a5c5a041a45.
| * | | | Promote output wires in sigmap so that can be detectedEddie Hung2019-11-261-8/+4
| | | | |
| * | | | Fix wire widthEddie Hung2019-11-261-2/+2
| | | | |
| * | | | Fix submod -hiddenEddie Hung2019-11-261-5/+6
| | | | |
| * | | | Add -hidden option to submodEddie Hung2019-11-261-11/+25
| | | | |
| * | | | Update docs with bullet pointsEddie Hung2019-11-261-10/+9
| | | | |
| * | | | Move \init from source wire to submod if output portEddie Hung2019-11-251-0/+7
| | | | |
| * | | | Add testcase where \init is copiedEddie Hung2019-11-251-0/+18
| | | | |
* | | | | Merge branch 'master' into xaig_dffEddie Hung2019-11-260-0/+0
|\ \ \ \ \