Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-07-02 | 7 | -11/+87 |
|\ | |||||
| * | Merge pull request #1150 from YosysHQ/eddie/script_from_wire | Eddie Hung | 2019-07-02 | 3 | -8/+60 |
| |\ | | | | | | | Add "script -select [selection]" to allow commands to be taken from wires | ||||
| | * | Update test for Pass::call_on_module() | Eddie Hung | 2019-07-02 | 1 | -1/+1 |
| | | | |||||
| | * | Use Pass::call_on_module() as per @cliffordwolf comments | Eddie Hung | 2019-07-02 | 1 | -1/+1 |
| | | | |||||
| | * | Update test too | Eddie Hung | 2019-07-02 | 1 | -2/+2 |
| | | | |||||
| | * | script -select -> script -scriptwire | Eddie Hung | 2019-07-02 | 2 | -6/+6 |
| | | | |||||
| | * | Space | Eddie Hung | 2019-07-01 | 1 | -0/+1 |
| | | | |||||
| | * | Move CHANGELOG entry from yosys-0.8 to 0.9 | Eddie Hung | 2019-07-01 | 1 | -7/+1 |
| | | | |||||
| | * | Merge branch 'master' into eddie/script_from_wire | Eddie Hung | 2019-07-01 | 4 | -5/+15 |
| | |\ | |||||
| | * \ | Merge branch 'master' into eddie/script_from_wire | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | |\ \ | |||||
| | * | | | Try command in another module | Eddie Hung | 2019-06-28 | 1 | -0/+3 |
| | | | | | |||||
| | * | | | Add to CHANGELOG | Eddie Hung | 2019-06-28 | 1 | -0/+6 |
| | | | | | |||||
| | * | | | Support ability for "script -select" to take commands from wires | Eddie Hung | 2019-06-28 | 1 | -8/+39 |
| | | | | | |||||
| | * | | | Add test | Eddie Hung | 2019-06-28 | 1 | -0/+17 |
| | | | | | |||||
| * | | | | Merge pull request #1153 from YosysHQ/dave/fix_multi_mux | David Shah | 2019-07-02 | 3 | -3/+25 |
| |\ \ \ \ | | | | | | | | | | | | | memory_dff: Fix checking of feedback mux input when more than one mux | ||||
| | * | | | | memory_dff: Fix checking of feedback mux input when more than one mux | David Shah | 2019-07-02 | 3 | -3/+25 |
| |/ / / / | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | / | Fix read_verilog assert/assume/etc on default case label, fixes ↵ | Clifford Wolf | 2019-07-02 | 1 | -0/+2 |
| | |_|/ | |/| | | | | | | | | | | | | | | | | | | YosysHQ/SymbiYosys#53 Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | | | Safe side: all flops have different mergeability class | Eddie Hung | 2019-07-02 | 1 | -1/+1 |
| | | | | |||||
* | | | | Refactor and cope with new abc_flop format | Eddie Hung | 2019-07-01 | 2 | -25/+59 |
| | | | | |||||
* | | | | Capture all data in one "abc_flop" attribute | Eddie Hung | 2019-07-01 | 1 | -1/+1 |
| | | | | |||||
* | | | | Fix spacing | Eddie Hung | 2019-07-01 | 1 | -1/+1 |
| | | | | |||||
* | | | | Also remove $__ABC_FF_ | Eddie Hung | 2019-07-01 | 1 | -1/+1 |
| | | | | |||||
* | | | | Update abc_box_id numbering | Eddie Hung | 2019-07-01 | 2 | -5/+5 |
| | | | | |||||
* | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-07-01 | 92 | -848/+3030 |
|\| | | | |||||
| * | | | Move abc9 from yosys-0.8 to yosys-0.9 in CHANGELOG | Eddie Hung | 2019-07-01 | 1 | -5/+11 |
| | | | | |||||
| * | | | Merge branch 'master' of github.com:YosysHQ/yosys | Eddie Hung | 2019-07-01 | 3 | -0/+4 |
| |\ \ \ | | |_|/ | |/| | | |||||
| | * | | install *_nowide.lut files | Eddie Hung | 2019-06-29 | 2 | -0/+3 |
| | | | | |||||
| | * | | Merge pull request #1149 from gsomlo/gls-1098-abcext-fixup | Eddie Hung | 2019-06-28 | 1 | -0/+1 |
| | |\ \ | | | |/ | | |/| | Make abc9 pass aware of optional ABCEXTERNAL override | ||||
| | | * | Make abc9 pass aware of optional ABCEXTERNAL override | Gabriel L. Somlo | 2019-06-28 | 1 | -0/+1 |
| | | | | | | | | | | | | | | | | Signed-off-by: Gabriel Somlo <gsomlo@gmail.com> | ||||
| * | | | autotest.sh to define _AUTOTB when test_autotb | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| |/ / | |||||
| * | | Replace log_assert() with meaningful log_error() | Eddie Hung | 2019-06-28 | 1 | -1/+5 |
| | | | |||||
| * | | Remove peepopt call in synth_xilinx since already in synth -run coarse | Eddie Hung | 2019-06-28 | 1 | -5/+0 |
| |/ | |||||
| * | Add missing CHANGELOG entries | Eddie Hung | 2019-06-28 | 1 | -0/+3 |
| | | |||||
| * | Fix spacing | Eddie Hung | 2019-06-28 | 1 | -2/+2 |
| | | |||||
| * | Merge pull request #1098 from YosysHQ/xaig | Eddie Hung | 2019-06-28 | 45 | -247/+3642 |
| |\ | | | | | | | "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs) | ||||
| | * | Add generic __builtin_bswap32 function | Eddie Hung | 2019-06-28 | 1 | -0/+15 |
| | | | |||||
| | * | Also fix write_aiger for UB | Eddie Hung | 2019-06-28 | 1 | -26/+26 |
| | | | |||||
| | * | Fix more potential for undefined behaviour due to container invalidation | Eddie Hung | 2019-06-28 | 1 | -6/+10 |
| | | | |||||
| | * | Update synth_ice40 -device doc to be relevant for -abc9 only | Eddie Hung | 2019-06-28 | 1 | -2/+2 |
| | | | |||||
| | * | Disable boxing of ECP5 dist RAM due to regression | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | | |||||
| | * | Add write address to abc_scc_break of ECP5 dist RAM | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | | |||||
| | * | Fix DO4 typo | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | | |||||
| | * | Reduce diff with upstream | Eddie Hung | 2019-06-27 | 1 | -4/+2 |
| | | | |||||
| | * | Extraneous newline | Eddie Hung | 2019-06-27 | 1 | -1/+0 |
| | | | |||||
| | * | Remove noise from ice40/cells_sim.v | Eddie Hung | 2019-06-27 | 1 | -5/+0 |
| | | | |||||
| | * | Refactor for one "abc_carry" attribute on module | Eddie Hung | 2019-06-27 | 5 | -82/+84 |
| | | | |||||
| | * | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig | Eddie Hung | 2019-06-27 | 2 | -0/+19 |
| | |\ | |||||
| | | * | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 2 | -0/+19 |
| | | |\ | |||||
| | * | | | Do not use Module::remove() iterator version | Eddie Hung | 2019-06-27 | 1 | -5/+6 |
| | | | | | |||||
| | * | | | Remove redundant doc | Eddie Hung | 2019-06-27 | 1 | -3/+0 |
| | | | | |