aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/common/dsp_sim.v
Commit message (Collapse)AuthorAgeFilesLines
* intel_alm: preliminary Arria V supportLofty2021-11-251-0/+47
|
* intel_alm: Add multiply signedness to cellsDan Ravensloft2020-08-261-3/+48
| | | | | | Quartus assumes unsigned multiplication by default, breaking signed multiplies, so add an input signedness parameter to the MISTRAL_MUL* cells to propagate to Quartus' <family>_mac cells.
* intel_alm: fix typo in MISTRAL_MUL27X27 cell nameDan Ravensloft2020-08-131-1/+1
|
* intel_alm: add additional ABC9 timingsDan Ravensloft2020-07-231-6/+9
|
* intel_alm: DSP inferenceDan Ravensloft2020-07-051-0/+35