iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Fix tests/simple/specify.v	Clifford Wolf	2018-03-27	1	-2/+2
\| \| \| \|	Signed-off-by: Clifford Wolf <clifford@clifford.at>
*	First draft of Verilog parser support for specify blocks and parameters.	Udi Finkelstein	2018-03-27	1	-0/+31
\| \| \| \| \|	The only functionality of this code at the moment is to accept correct specify syntax and ignore it. No part of the specify block is added to the AST
*	Allow $size and $bits in verilog mode, actually check test case	Clifford Wolf	2017-09-29	1	-32/+0
\|
*	$size() now works correctly for all cases!	Udi Finkelstein	2017-09-26	1	-5/+11
\| \| \| \|	It seems the issues was that AST_MULTIRANGE is converted into a multirange_dimensions[] array on the AST_MEMORY node directly.
*	$size() seems to work now with or without the optional parameter.	Udi Finkelstein	2017-09-26	1	-8/+18
\| \| \| \|	Multidimensional arrays still don't work. I suspect the problem is that the array is flattened into a 1D array before $size() is evaluated.
*	Added $bits() for memories as well.	Udi Finkelstein	2017-09-26	1	-6/+5
\|
*	$size() now works with memories as well!	Udi Finkelstein	2017-09-26	1	-2/+4
\|
*	Add $size() function. At the moment it works only on expressions, not on ↵	Udi Finkelstein	2017-09-26	1	-0/+15
\| \| \| \|	memories.
*	Squelch trailing whitespace	Larry Doolittle	2017-04-12	1	-1/+1
\|
*	Fixed typo in tests/simple/arraycells.v	Clifford Wolf	2017-01-04	1	-1/+1
\|
*	Added support for hierarchical defparams	Clifford Wolf	2016-11-15	1	-0/+23
\|
*	Add optional SEED=n command line option to Makefile, and -S n command line ↵	Eric Smith	2016-09-22	1	-1/+12
\| \| \| \|	option to test scripts, for deterministic regression tests.
*	Fixed bug with memories that do not have a down-to-zero data width	Clifford Wolf	2016-08-22	1	-0/+30
\|
*	Added another mem2reg test case	Clifford Wolf	2016-08-21	1	-0/+11
\|
*	Another bugfix in mem2reg code	Clifford Wolf	2016-08-21	1	-0/+22
\|
*	Fixed mem assignment in left-hand-side concatenation	Clifford Wolf	2016-07-08	1	-0/+13
\|
*	Fixed init issue in mem2reg_test2 test case	Clifford Wolf	2016-06-17	1	-2/+6
\|
*	Added opt_expr support for div/mod by power-of-two	Clifford Wolf	2016-05-29	1	-0/+27
\|
*	Bugfix and improvements in memory_share	Clifford Wolf	2016-04-21	1	-0/+21
\|
*	Added tests/simple/graphtest.v	Clifford Wolf	2015-11-30	1	-0/+34
\|
*	More bugfixes in handling of parameters in tasks and functions	Clifford Wolf	2015-11-12	1	-1/+12
\|
*	Fixed handling of parameters and localparams in functions	Clifford Wolf	2015-11-11	1	-1/+30
\|
*	Bugfix in memory_dff	Clifford Wolf	2015-10-31	1	-0/+15
\|
*	Improvements in wreduce	Clifford Wolf	2015-10-31	1	-0/+9
\|
*	Another block of spelling fixes	Larry Doolittle	2015-08-14	4	-6/+6
\| \| \| \|	Smaller this time
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02	3	-6/+6
\|
*	Various fixes for memories with offsets	Clifford Wolf	2015-02-14	1	-2/+2
\|
*	Added $meminit support to "memory" command	Clifford Wolf	2015-02-14	1	-15/+8
\|
*	Added $meminit test case	Clifford Wolf	2015-02-14	1	-0/+30
\|
*	improvements in muxtree/select_leaves test	Clifford Wolf	2015-01-18	1	-2/+5
\|
*	Improvements in opt_muxtree	Clifford Wolf	2015-01-18	1	-0/+8
\|
*	Added support for task and function args in parentheses	Clifford Wolf	2014-10-27	1	-1/+35
\|
*	Added multi-dim memory test (requires iverilog git head)	Clifford Wolf	2014-08-12	1	-0/+11
\|
*	Improved scope resolution of local regs in Verilog+AST frontend	Clifford Wolf	2014-08-05	1	-0/+63
\|
*	Fixed AST handling of variables declared inside a functions main block	Clifford Wolf	2014-08-05	1	-0/+13
\|
*	Added "make -j{N}" support to "make test"	Clifford Wolf	2014-07-30	1	-1/+1
\|
*	Added support for "upto" wires to Verilog front- and back-end	Clifford Wolf	2014-07-28	1	-0/+57
\|
*	Renamed some of the test cases in tests/simple to avoid name collisions	Clifford Wolf	2014-07-25	15	-30/+30
\|
*	Implemented dynamic bit-/part-select for memory writes	Clifford Wolf	2014-07-17	1	-1/+40
\|
*	Added support for bit/part select to mem2reg rewriter	Clifford Wolf	2014-07-17	1	-0/+21
\|
*	Added support for constant bit- or part-select for memory writes	Clifford Wolf	2014-07-17	1	-0/+20
\|
*	Added note to "make test": use git checkout of iverilog	Clifford Wolf	2014-07-16	1	-1/+1
\|
*	fixed parsing of constant with comment between size and value	Clifford Wolf	2014-07-02	1	-0/+7
\|
*	Fixed handling of mixed real/int ternary expressions	Clifford Wolf	2014-06-25	1	-3/+6
\|
*	Little steps in realmath test bench	Clifford Wolf	2014-06-21	1	-0/+6
\|
*	Added test case for AstNode::MEM2REG_FL_CMPLX_LHS	Clifford Wolf	2014-06-17	1	-0/+12
\|
*	Removed long running tests from tests/simple/realexpr.v (replaced by ↵	Clifford Wolf	2014-06-15	1	-55/+0
\| \| \| \|	tests/realmath)
*	Added tests/realmath to "make test"	Clifford Wolf	2014-06-15	1	-1/+0
\|
*	Added support for math functions	Clifford Wolf	2014-06-14	1	-0/+57
\|
*	Added realexpr.v test case	Clifford Wolf	2014-06-14	1	-0/+13
\|