aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/simulate
Commit message (Expand)AuthorAgeFilesLines
* vhdl: remove severity from cover, report and severity from assume.Tristan Gingold2019-08-081-1/+1
* Add support for PSL assumptions, used in formal verification (#880)Pepijn de Vos2019-08-072-3/+11
* simul-elaboration: rewrite assertion.Tristan Gingold2019-07-131-3/+3
* vhdl simul-elaboration: minor rewrite.Tristan Gingold2019-07-081-3/+1
* vhdl: rename Cover_Statement to Cover_Directive.Tristan Gingold2019-07-042-4/+4
* ghdl_jit: almost add ghdlsynthTristan Gingold2019-06-292-234/+0
* vhdl: move annotations from simul to vhdl.Tristan Gingold2019-06-298-1479/+6
* synth: get rid of execution and elaboration.Tristan Gingold2019-06-192-40/+56
* vhdl: decouple annotations from environments.Tristan Gingold2019-06-198-204/+190
* vhdl/simulate: fix regression wrt package instances.Tristan Gingold2019-06-122-4/+6
* simul: refine scalar type annotations.Tristan Gingold2019-06-122-17/+49
* synth: handle integer +/- for constants.Tristan Gingold2019-06-082-2/+4
* grt: extract grt.to_strings from grt.imagesTristan Gingold2019-06-011-9/+10
* vhdl: differenciate block and line comments.Tristan Gingold2019-05-302-5/+5
* vhdl/simulate: ignore some constructs for synthesis.Tristan Gingold2019-05-232-3/+5
* Add simple_IO - to be used instead of Text_IO.Tristan Gingold2019-05-197-49/+42
* vhdl: decouple errorouts a bit more.Tristan Gingold2019-05-101-2/+2
* psl: add psl-types, psl-nodes_priv.Tristan Gingold2019-05-101-0/+1
* vhdl: replace Iir_Int64 by Int64, and Iir_Fp64 by Fp64.Tristan Gingold2019-05-103-8/+7
* Extract psl-errors from errorout.Tristan Gingold2019-05-101-1/+1
* vhdl: extract vhdl.errors from errorout.Tristan Gingold2019-05-086-3/+6
* vhdl: renames iirs_walk to vhdl-nodes_walkTristan Gingold2019-05-081-1/+1
* vhdl-nodes_utils: renaming.Tristan Gingold2019-05-071-2/+2
* vhdl: renames iir_chains to vhdl.nodes_utils. Remove iir_chain_handling.Tristan Gingold2019-05-062-2/+2
* vhdl: move iirs_utils to vhdl.utilsTristan Gingold2019-05-066-6/+6
* vhdl: rename iirs to vhdl.nodesTristan Gingold2019-05-058-8/+8
* vhdl: move evaluation to vhdl child.Tristan Gingold2019-05-052-8/+8
* vhdl: move ieee packages to vhdl children.Tristan Gingold2019-05-051-2/+2
* vhdl: move std_standard package to vhdl child.Tristan Gingold2019-05-054-11/+11
* vhdl: move sem* packages to vhdl children.Tristan Gingold2019-05-053-11/+11
* vhdl: move canon to a vhdl child package.Tristan Gingold2019-05-051-2/+2
* vhdl: move disp_tree and disp_vhdl as vhdl child.Tristan Gingold2019-05-042-5/+5
* vhdl: move parse package as vhdl child.Tristan Gingold2019-05-041-3/+4
* vhdl: move tokens as vhdl child package.Tristan Gingold2019-05-041-2/+2
* vhdl: move scanner under vhdl hierarchy.Tristan Gingold2019-05-041-5/+5
* simul: do not reverse the list twice; renaming.Tristan Gingold2019-04-161-24/+16
* fix gnat8 errors for libghdlsynth targetsStefan Biereigel2019-03-132-3/+0
* simul: refactoring.Tristan Gingold2019-01-112-25/+29
* simul: handle PSL assert finalizer.Tristan Gingold2019-01-061-4/+57
* simul: handle array values. Reformating.Tristan Gingold2018-12-291-83/+87
* iir_kind_selected_element: use Named_Entity for homogeneity.Tristan Gingold2018-12-181-2/+2
* Extract grt.astdio.vhdl from grt.astdio.Tristan Gingold2018-12-162-2/+3
* files_map: renaming for consistency.Tristan Gingold2018-12-141-2/+2
* simul: adjust after previous changes.Tristan Gingold2018-11-151-2/+3
* Improve doc, fix English typo.Tristan Gingold2018-09-231-5/+6
* Add support for --time-resolution (jit only). Fix #613Tristan Gingold2018-08-101-3/+1
* simulate: remove use of Nam_Buffer.Tristan Gingold2018-01-201-26/+30
* simul: remove ports_map from instances (not used).Tristan Gingold2018-01-023-9/+0
* simul: adjust instance for conversion in calls.Tristan Gingold2017-12-211-5/+5
* simul: Add subprogram body in frames.Tristan Gingold2017-12-214-36/+60
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 20:30:05 +0000