aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * | Renamed counters pass to greenpak4_countersAndrew Zonenberg2016-03-304-9/+12
| | |
| * | Added initial implementation of "counters" pass to synth_greenpak4. Can only ↵Andrew Zonenberg2016-03-302-25/+39
| | | | | | | | | | | | infer non-resettable down counters for now.
| * | Reduced log verbosityAndrew Zonenberg2016-03-301-9/+8
| | |
| * | Continued work on counter extraction. Can recognize compatible RTL counters ↵Andrew Zonenberg2016-03-301-101/+155
| | | | | | | | | | | | but not replace with hard macros.
| * | Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-03-303-4/+10
| |\ \ | |/ / |/| |
* | | We have 2016 for a while nowClifford Wolf2016-03-302-2/+2
| | |
* | | Added .vhd file extension supportClifford Wolf2016-03-301-0/+2
| | |
* | | Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2016-03-302-5/+78
|\ \ \
* | | | Added support for installed pluginsClifford Wolf2016-03-301-2/+6
| | | |
| | * | Updated tech lib for greenpak4 counter with some clarificationsAndrew Zonenberg2016-03-301-3/+3
| | | |
| | * | Fixed typo in log messageAndrew Zonenberg2016-03-301-1/+1
| | | |
| | * | Initial work on greenpak4 counter extraction. Doesn't work but a decent startAndrew Zonenberg2016-03-303-0/+248
| | | |
| | * | Added splitnets to synth_greenpak4Andrew Zonenberg2016-03-291-0/+2
| |/ /
| * | Added more cell help messagesClifford Wolf2016-03-291-0/+73
| | |
| * | Fixed indenting in techlibs/greenpak4/gp_dff.libClifford Wolf2016-03-291-5/+5
|/ /
* | Merge pull request #141 from azonenberg/masterClifford Wolf2016-03-291-0/+9
|\ \ | | | | | | Add Greenpak4 SYSRESET block support
| * | Added keep constraint to GP_SYSRESET cellAndrew Zonenberg2016-03-281-0/+2
| | |
| * | Added GP_SYSRESET blockAndrew Zonenberg2016-03-281-0/+7
|/ /
* | Merge pull request #137 from ravenexp/masterClifford Wolf2016-03-282-0/+6
|\ \ | | | | | | Embed DATDIR make variable value into yosys binary.
| * | Embed DATDIR make variable value into yosys binary.Sergey Kvachonok2016-03-262-0/+6
| | | | | | | | | | | | Use it as the last resort in the share/ directory location search.
* | | Merge pull request #138 from SebKuzminsky/help-typoClifford Wolf2016-03-281-2/+2
|\ \ \ | | | | | | | | fix a cut-n-paste error in the -h help
| * | | fix a cut-n-paste error in the -h helpSebastian Kuzminsky2016-03-261-2/+2
| |/ /
* | | Merge pull request #139 from azonenberg/masterClifford Wolf2016-03-281-2/+44
|\ \ \ | |/ / |/| | Add GreenPak4 LF oscillator support, renamed internal cell for consistency
| * | Added GP_COUNT8/GP_COUNT14 cellsAndrew Zonenberg2016-03-261-0/+22
| | |
| * | Changed GP_LFOSC parameter configurationAndrew Zonenberg2016-03-261-1/+3
| | |
| * | Added GP_LFOSC cellAndrew Zonenberg2016-03-261-0/+17
| | |
| * | Renamed GP4_V* cells to GP_V* for consistencyAndrew Zonenberg2016-03-261-2/+3
|/ /
* | Merge pull request #136 from ravenexp/masterClifford Wolf2016-03-252-17/+20
|\ \ | | | | | | Minor Makefile adjustments
| * | Optionally use ${CC} when compiling test utils.Sergey Kvachonok2016-03-251-1/+1
| | | | | | | | | | | | Default to gcc when not set.
| * | Allow redefining pkg-config Makefile command.Sergey Kvachonok2016-03-251-2/+4
| | | | | | | | | | | | | | | | | | Example usage: $ make CXX=i686-w64-mingw32-g++ PKG_CONFIG=i686-w64-mingw32-pkg-config
| * | Allow redefining binary and data install locations.Sergey Kvachonok2016-03-251-14/+15
|/ / | | | | | | | | | | | | | | | | | | | | | | Add three more Makefile variables in addition to PREFIX: $ make BINDIR=/.../bin LIBDIR=/.../lib DATDIR=/.../share/yosys The defaults are: BINDIR = $(PREFIX)/bin LIBDIR = $(PREFIX)/lib DATDIR = $(PREFIX)/share/yosys
* | Do not set "nosync" on task outputs, fixes #134Clifford Wolf2016-03-241-1/+2
| |
* | Fixed handling of inverters (aka 1-input luts) in nlutmapClifford Wolf2016-03-231-2/+2
| |
* | Added GP_DFFS, GP_DFFR, and GP_DFFSRClifford Wolf2016-03-234-21/+76
| |
* | Added GP_DFF INIT parameterClifford Wolf2016-03-232-0/+4
| |
* | Added ast.h to exported headersClifford Wolf2016-03-221-0/+1
| |
* | Cleanup abstract modules at end of "hierarchy -top"Clifford Wolf2016-03-211-2/+0
| |
* | Support for abstract modules in chparamClifford Wolf2016-03-211-0/+6
| |
* | Added support for $stop system taskClifford Wolf2016-03-211-5/+5
| |
* | Improvements in synth_greenpak4, added -part optionClifford Wolf2016-03-211-30/+25
| |
* | Improvements in ABCEXTERNAL handlingClifford Wolf2016-03-193-11/+18
| |
* | Merge pull request #130 from ravenexp/masterClifford Wolf2016-03-192-4/+16
|\ \ | | | | | | Support calling out to an external ABC.
| * | Support calling out to an external ABC.Sergey Kvachonok2016-03-192-4/+16
|/ / | | | | | | | | | | | | $ make ABCEXTERNAL=my-abc && make ABCEXTERNAL=my-abc install configures yosys to use an external ABC executable instead of building and installing the in-tree ABC copy (yosys-abc).
* | Added $display %m support, fixed mem leak in $display, fixes #128Clifford Wolf2016-03-191-20/+44
| |
* | Added black box modules for all the 7-series design elements (as listed in ↵Clifford Wolf2016-03-194-0/+3441
| | | | | | | | ug953)
* | Fixed localparam signdness, fixes #127Clifford Wolf2016-03-181-1/+1
| |
* | Set "nosync" attribute on internal task/function wiresClifford Wolf2016-03-181-0/+1
| |
* | Fixed Verilog parser fix and more similar improvementsClifford Wolf2016-03-151-18/+9
| |
* | Use left-recursive rule for cell_port_list in Verilog parser.Andrew Becker2016-03-151-6/+10
| |
* | Bugfix in write_verilog for RTLIL processesClifford Wolf2016-03-141-9/+20
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-05-30 00:48:27 +0000