index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
/
abc9_unmap.v
Commit message (
Collapse
)
Author
Age
Files
Lines
*
abc9_ops: add -prep_bypass for auto bypass boxes; refactor
Eddie Hung
2020-05-14
1
-57
/
+0
|
|
|
|
|
Eliminate need for abc9_{,un}map.v in xilinx -prep_dff_{hier,unmap} -> -prep_hier
*
abc9_ops: add 'dff' label for auto handling of (* abc9_flop *) boxes
Eddie Hung
2020-05-14
1
-4
/
+0
|
*
xilinx: consider DSP48E1.ADREG
Eddie Hung
2020-03-04
1
-0
/
+1
|
*
xilinx: cleanup DSP48E1 handling for abc9
Eddie Hung
2020-03-04
1
-2
/
+10
|
*
xilinx: improve specify functionality
Eddie Hung
2020-02-27
1
-2
/
+2
|
*
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2020-01-06
1
-183
/
+15
|
\
|
*
Rework abc9's DSP48E1 model
Eddie Hung
2020-01-01
1
-181
/
+13
|
|
*
|
Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_t
Eddie Hung
2019-12-19
1
-1
/
+2
|
|
*
|
Fix merge issues
Eddie Hung
2019-10-04
1
-0
/
+1
|
|
*
|
Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dff
Eddie Hung
2019-10-04
1
-0
/
+7
|
/
*
Rename abc_* names/attributes to more precisely be abc9_*
Eddie Hung
2019-10-04
1
-0
/
+211
