aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/synth_xilinx.cc
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dspEddie Hung2019-08-301-1/+52
| | |\ \ \ \ \ \
| | | * \ \ \ \ \ Merge branch 'master' into xc7dspDavid Shah2019-08-301-13/+68
| | | |\ \ \ \ \ \
| | * | \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-201-14/+17
| | |\ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dspEddie Hung2019-08-151-1/+5
| | |\ \ \ \ \ \ \ \ \ | | | | |/ / / / / / / | | | |/| | | | | | |
| | | * | | | | | | | xilinx: Rework labels for faster Verilator testingDavid Shah2019-08-131-1/+5
| | * | | | | | | | | Add DSP_A_MAXWIDTH_PARTIAL, refactorEddie Hung2019-08-131-1/+1
| | |/ / / / / / / /
| | * | | | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-121-1/+1
| | |\ \ \ \ \ \ \ \
| | * | | | | | | | | Pack partial-product adder DSP48E1 packingEddie Hung2019-08-091-0/+2
| | * | | | | | | | | Combine techmap callsEddie Hung2019-08-081-2/+1
| | * | | | | | | | | Move xilinx_dsp to before alumaccEddie Hung2019-08-081-6/+4
| | * | | | | | | | | Change $__softmul back to $mulEddie Hung2019-08-011-0/+1
| | * | | | | | | | | Use single DSP_SIGNEDONLY macroEddie Hung2019-07-181-1/+1
| | * | | | | | | | | Update commentEddie Hung2019-07-171-5/+3
| | * | | | | | | | | Revert drop down to 24x16 multipliers for allEddie Hung2019-07-161-1/+1
| | * | | | | | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dspEddie Hung2019-07-161-1/+5
| | |\ \ \ \ \ \ \ \ \
| | | * | | | | | | | | xilinx: Treat DSP48E1 as 24x17 unsigned for now (actual behaviour is 25x18 si...David Shah2019-07-161-1/+5
| | * | | | | | | | | | Oops forgot these filesEddie Hung2019-07-151-0/+4
| | |/ / / / / / / / /
| | * | | | | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-07-151-5/+20
| | |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | | Move dsp_map.v into cells_map.v; cleanup synth_xilinx a littleEddie Hung2019-07-101-4/+1
| | * | | | | | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-07-101-43/+58
| | |\ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | xc7: Map combinational DSP48E1sDavid Shah2019-07-081-5/+34
* | | | | | | | | | | | | Big rework; flop info now mostly in cells_sim.vEddie Hung2019-09-281-2/+2
|/ / / / / / / / / / / /
* | | | | | | | | | | / Missing an '&'Eddie Hung2019-09-261-1/+1
| |_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | |
* | | | | | | | | | | Use extractinv for synth_xilinx -iseMarcin Kościelnicki2019-09-191-1/+3
| |_|_|_|_|_|_|_|_|/ |/| | | | | | | | |
* | | | | | | | | | xilinx: Make blackbox library family-dependent.Marcin Kościelnicki2019-09-151-6/+15
| |_|_|_|_|_|_|_|/ |/| | | | | | | |
* | | | | | | | | synth_xilinx: Support init values on Spartan 6 flip-flops properly.Marcin Kościelnicki2019-09-071-10/+13
| |_|_|_|_|_|_|/ |/| | | | | | |
* | | | | | | | Merge branch 'eddie/xilinx_srl' into xaig_arrivalEddie Hung2019-08-281-15/+22
|\ \ \ \ \ \ \ \ | | |_|_|_|_|_|/ | |/| | | | | |
| * | | | | | | Merge remote-tracking branch 'origin/master' into eddie/xilinx_srlEddie Hung2019-08-281-1/+45
| |\ \ \ \ \ \ \ | | | |_|_|_|_|/ | | |/| | | | |
| * | | | | | | Merge branch 'master' into eddie/xilinx_srlEddie Hung2019-08-261-0/+8
| |\ \ \ \ \ \ \
| * | | | | | | | xilinx_srl now copes with word-level flops $dff{,e}Eddie Hung2019-08-231-8/+3
| * | | | | | | | Add variable length support to xilinx_srlEddie Hung2019-08-211-4/+3
| * | | | | | | | abc9 to perform new 'map_ffs' before 'map_luts'Eddie Hung2019-08-211-3/+18
| * | | | | | | | Add init supportEddie Hung2019-08-211-1/+1
| | |_|_|_|_|_|/ | |/| | | | | |
* | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-281-1/+53
|\ \ \ \ \ \ \ \ | | |_|/ / / / / | |/| | | | | |
| * | | | | | | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-261-0/+8
| |\ \ \ \ \ \ \ | | | |/ / / / / | | |/| | | | |
| | * | | | | | Add undocumented featureEddie Hung2019-08-231-0/+8
| | |/ / / / /
| * | | | | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-231-14/+17
| |\| | | | |
| * | | | | | minor review fixesMarcin Kościelnicki2019-08-131-1/+1
| * | | | | | review fixesMarcin Kościelnicki2019-08-131-18/+27
| * | | | | | Add clock buffer insertion pass, improve iopadmap.Marcin Kościelnicki2019-08-131-1/+36
| | |_|_|_|/ | |/| | | |
* | | | | | Use semicolonEddie Hung2019-08-211-1/+1
* | | | | | techmap before readEddie Hung2019-08-211-1/+1
* | | | | | xilinx to use abc_map.v with -max_iter 1Eddie Hung2019-08-201-1/+1
* | | | | | Remove sequential extensionEddie Hung2019-08-201-5/+1
* | | | | | Cleanup techmap in map_lutsEddie Hung2019-08-201-3/+5
* | | | | | Move `techmap abc_map.v` into map_lutsEddie Hung2019-08-201-1/+2
* | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-08-201-14/+17
|\ \ \ \ \ \ | | |/ / / / | |/| | | |
| * | | | | Merge remote-tracking branch 'origin/master' into eddie/synth_xilinxEddie Hung2019-08-201-1/+1
| |\| | | |
| * | | | | Work in progress for renaming labels/options in synth_xilinxEddie Hung2019-07-181-14/+17
| | |_|_|/ | |/| | |
* | | | | Remove -icellsEddie Hung2019-08-201-2/+2