aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite
Commit message (Collapse)AuthorAgeFilesLines
* Sign extend 32b literals (#61)Pepijn de Vos2019-10-162-0/+27
| | | | | | | | | | | | | | | | | | | * sign extend 32b literals * Fix undefined behavior Right shift of a signed values is undefined but does arithemetic shift in practice. However, shifting by more than one int width is also undefined but *wraps around*. This caused bit/log to work because it'd shift mod 32. But it actually cause the UL32 to be wrong because it'd just repeat the value rather than extending. * zero pad unsigned and add signed * add testsuite
* Add Id_Neg support (#63)Anton Blanchard2019-10-162-0/+23
| | | | | | | | * Add Id_Neg support * Add testcase for Id_Neg Thanks to Pepijn for the example I based this on.
* Add Id_Smul and Id_Umul (#64)Anton Blanchard2019-10-162-0/+26
| | | | | | * Add Id_Smul and Id_Umul support * Add testcase for Id_Smul and Id_Umul
* testsuite: Add formal tests (#57)T. Meissner2019-10-0724-20/+337
| | | | | | | | | | | | | | | | | | * Add formal tests for shift operations * ci: build ghdl/synth:formal and run test suites in it * add testsuite/formal/testsuite.sh * create testsuite/issues * ci: remove a level of grouping * testenv: fix SYMBIYOSYS * refactor * testsuite/formal/shifts: Add check for shifts > vector length
* Icestick uart (#37)marph912019-08-221-0/+3
| | | | | | * added UART example for the icestick * extended testsuite by the UART example
* Run testsuite in Travis CI with docker images (#31)1138-4EB2019-08-1610-73/+40
| | | | | | | | | | | | * makefile: use '--build' shortcut to build ghdl.so * move: rename subdir 'ghdl' to 'src' * travis: add travis config file, build script and utils script * testsuite: do not call ghdl explicitly * readme: update
* testenv.sh: do not quote YOSYSTristan Gingold2019-07-031-1/+1
|
* Add tests for nand, nor, xnor.Tristan Gingold2017-02-264-0/+51
|
* Add testcase for #11Tristan Gingold2017-02-263-0/+39
|
* Testcase for issue #7Tristan Gingold2017-02-164-1/+71
|
* ice40hx8k/spin1.vhdl: assign all outputs.Tristan Gingold2017-02-151-0/+12
|
* Add testsuite.Tristan Gingold2017-02-152-0/+47
|
* Add reproducer for issue6Tristan Gingold2017-02-152-0/+24
|
* Add tests for icezumTristan Gingold2017-02-143-2/+41
|
* Add reproducers for #4Tristan Gingold2017-02-134-0/+83