aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/synth_xilinx.cc
Commit message (Collapse)AuthorAgeFilesLines
...
* | | | | Add synth_xilinx -nomux optionEddie Hung2019-04-221-4/+16
| | | | |
* | | | | Cleanup, call pmux2shiftx even without -nosrlEddie Hung2019-04-221-7/+8
| | | | |
* | | | | Merge remote-tracking branch 'origin/xc7srl' into xc7muxEddie Hung2019-04-221-9/+41
|\| | | |
| * | | | Update help messageEddie Hung2019-04-221-1/+1
| | | | |
| * | | | Move 'shregmap -tech xilinx' into map_cellsEddie Hung2019-04-221-17/+20
| | | | |
| * | | | Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-04-221-0/+2
| |\ \ \ \ | | | |_|/ | | |/| |
| | * | | Re-added clean after techmap in synth_xilinxClifford Wolf2019-04-221-0/+2
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | Tidy up, fix for -nosrlEddie Hung2019-04-211-8/+7
| | | | |
| * | | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-211-2/+2
| |\| | |
| | * | | Merge branch 'master' into map_cells_before_map_lutsEddie Hung2019-04-211-11/+12
| | |\ \ \ | | | | |/ | | | |/|
| | | * | Revert "synth_* with -retime option now calls abc with -D 1 as well"Eddie Hung2019-04-181-2/+2
| | | | | | | | | | | | | | | | | | | | This reverts commit 9a6da9a79a22e984ee3eec02caa230b66f10e11a.
| | | * | synth_* with -retime option now calls abc with -D 1 as wellEddie Hung2019-04-101-2/+2
| | | | |
| * | | | Add commentsEddie Hung2019-04-211-0/+7
| | | | |
| * | | | Use new pmux2shiftx from #944, remove my old attemptEddie Hung2019-04-211-3/+8
| | | | |
| * | | | Call shregmap twice -- once for variable, another for fixedEddie Hung2019-04-051-8/+11
| | | | |
| * | | | Move dffinit til after abcEddie Hung2019-04-051-2/+2
| | | | |
| * | | | Merge branch 'eddie/fix_retime' into xc7srlEddie Hung2019-04-051-7/+8
| |\ \ \ \ | | | |/ / | | |/| |
| | * | | Move techamp t:$_DFF_?N? to before abc callEddie Hung2019-04-051-2/+2
| | | | |
| | * | | Resolve @daveshah1 comment, update synth_xilinx helpEddie Hung2019-04-051-3/+5
| | | | |
| | * | | synth_xilinx to techmap FFs after abc call, otherwise -retime failsEddie Hung2019-04-051-3/+3
| | | |/ | | |/|
| * | | techmap inside map_cells stageEddie Hung2019-04-051-1/+1
| | | |
| * | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-041-0/+1
| |\ \ \ | | | |/ | | |/|
| | * | Missing techmap entry in helpEddie Hung2019-04-041-0/+1
| | | |
| * | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-041-12/+12
| |\| |
| | * | synth_xilinx to map_cells before map_lutsEddie Hung2019-04-041-12/+12
| | |/
| * | t:$dff* -> t:$dff t:$dffeEddie Hung2019-04-041-2/+2
| | |
| * | -nosrl meant when -nobramEddie Hung2019-04-031-1/+1
| | |
| * | Disable shregmap in synth_xilinx if -retimeEddie Hung2019-04-031-3/+3
| | |
| * | synth_xilinx to use shregmap with -minlen 3Eddie Hung2019-03-251-2/+2
| | |
| * | Add '-nosrl' option to synth_xilinxEddie Hung2019-03-211-6/+16
| | |
| * | Restore original synth_xilinx commandsEddie Hung2019-03-191-1/+2
| | |
| * | Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-03-191-2/+4
| |\|
| * | Cleanup synth_xilinxEddie Hung2019-03-151-2/+1
| | |
| * | WorkingEddie Hung2019-03-151-7/+9
| | |
| * | MisspellEddie Hung2019-03-141-1/+1
| | |
| * | Revert "Add shregmap -init_msb_first and use in synth_xilinx"Eddie Hung2019-03-141-3/+2
| | | | | | | | | | | | This reverts commit 26ecbc1aee1dca1c186ab2b51835d74f67bc3e75.
| * | Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-03-141-16/+54
| |\ \
| * | | Add shregmap -init_msb_first and use in synth_xilinxEddie Hung2019-03-141-2/+2
| | | |
| * | | Move shregmap until after first techmapEddie Hung2019-03-131-2/+2
| | | |
| * | | synth_xilinx to call shregmap with enable supportEddie Hung2019-02-281-1/+1
| | | |
| * | | synth_xilinx to use shregmap with -params tooEddie Hung2019-02-281-1/+1
| | | |
| * | | synth_xilinx to now have shregmap call after dff2dffeEddie Hung2019-02-281-0/+2
| | | |
* | | | read_verilog cells_box.v before techmapEddie Hung2019-04-161-1/+1
| | | |
* | | | synth_xilinx: before abc read +/xilinx/cells_box.vEddie Hung2019-04-161-0/+1
| | | |
* | | | Juggle opt calls in synth_xilinxEddie Hung2019-04-111-3/+3
| | | |
* | | | Update doc for synth_xilinxEddie Hung2019-04-101-7/+8
| | | |
* | | | ff_map.v after abcEddie Hung2019-04-101-5/+5
| | | |
* | | | Move map_cells to before map_lutsEddie Hung2019-04-101-11/+12
| | | |
* | | | synth_xilinx to call abc with -lut +/xilinx/cells.lutEddie Hung2019-04-091-2/+2
| | | |
* | | | synth_xilinx with abc9 to use -boxEddie Hung2019-04-091-1/+4
| | | |